Copertina

TransPlace: Transferable Circuit Global Placement via Graph Neural Network

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Hou, Yunbo, Ye, Haoran, Yang, Shuwen, Zhang, Yingxue, Xu, Siyuan, Song, Guojie
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Machine Learning Artificial Intelligence Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

RoutePlacer: An End-to-End Routability-Aware Placer with Graph Neural Network
di: Hou, Yunbo, et al.
Pubblicazione: (2024)

FlowPlace: Flow Matching for Chip Placement
di: Xie, Peng, et al.
Pubblicazione: (2026)

Timing-Driven Global Placement by Efficient Critical Path Extraction
di: Shi, Yunqi, et al.
Pubblicazione: (2025)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
di: Liu, Wei-Kai
Pubblicazione: (2023)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
di: Iff, Patrick, et al.
Pubblicazione: (2025)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
di: Wang, Zhihai, et al.
Pubblicazione: (2024)

Circuit Diagram Retrieval Based on Hierarchical Circuit Graph Representation
di: Gao, Ming, et al.
Pubblicazione: (2025)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
di: Maji, Supriyo, et al.
Pubblicazione: (2025)

Graph Computation Meets Circuit Algebra: A Task-Aligned Analysis of Graph Neural Networks for Electronic Design Automation
di: Kim, Hyunmog
Pubblicazione: (2026)

DiffPlace: A Conditional Diffusion Framework for Simultaneous VLSI Placement Beyond Sequential Paradigms
di: Trung, Kien Le, et al.
Pubblicazione: (2025)

AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
di: Chen, Zihao, et al.
Pubblicazione: (2025)

Graph Neural Networks Based Analog Circuit Link Prediction
di: Pan, Guanyuan, et al.
Pubblicazione: (2025)

The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation
di: Moravej, Reza, et al.
Pubblicazione: (2024)

AMSnet-q: Unsupervised Circuit Identification and Performance Labeling for AMS Circuits
di: Zhang, Ze, et al.
Pubblicazione: (2026)

Accelerating Electrostatics-based Global Placement with Enhanced FFT Computation
di: Zhang, Hangyu, et al.
Pubblicazione: (2025)

GDR-HGNN: A Heterogeneous Graph Neural Networks Accelerator Frontend with Graph Decoupling and Recoupling
di: Xue, Runzhen, et al.
Pubblicazione: (2024)

Chiplet Placement Order Exploration Based on Learning to Rank with Graph Representation
di: Deng, Zhihui, et al.
Pubblicazione: (2024)

Phi: Leveraging Pattern-based Hierarchical Sparsity for High-Efficiency Spiking Neural Networks
di: Wei, Chiyue, et al.
Pubblicazione: (2025)

Non-Overlapping Placement of Macro Cells based on Reinforcement Learning in Chip Design
di: Yu, Tao, et al.
Pubblicazione: (2024)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
di: Salzmann, Josef, et al.
Pubblicazione: (2024)

Shavette: Low Power Neural Network Acceleration via Algorithm-level Error Detection and Undervolting
di: Rinkinen, Mikael, et al.
Pubblicazione: (2024)

Accelerating LLM Inference via Dynamic KV Cache Placement in Heterogeneous Memory System
di: Fang, Yunhua, et al.
Pubblicazione: (2025)

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
di: Yin, Mengyuan, et al.
Pubblicazione: (2025)

AC-Refiner: Efficient Arithmetic Circuit Optimization Using Conditional Diffusion Models
di: Xue, Chenhao, et al.
Pubblicazione: (2025)

BF-IMNA: A Bit Fluid In-Memory Neural Architecture for Neural Network Acceleration
di: Rakka, Mariam, et al.
Pubblicazione: (2024)

FuncGNN: Learning Functional Semantics of Logic Circuits with Graph Neural Networks
di: Zhao, Qiyun
Pubblicazione: (2025)

WideSA: A High Array Utilization Mapping Scheme for Uniform Recurrences on the Versal ACAP Architecture
di: Dai, Tuo, et al.
Pubblicazione: (2024)

ChipMind: Retrieval-Augmented Reasoning for Long-Context Circuit Design Specifications
di: Xing, Changwen, et al.
Pubblicazione: (2025)

Critical Path Aware Timing-Driven Global Placement for Large-Scale Heterogeneous FPGAs
di: Jiang, He, et al.
Pubblicazione: (2025)

PrefixLLM: LLM-aided Prefix Circuit Design
di: Xiao, Weihua, et al.
Pubblicazione: (2024)

AI-Powered Agile Analog Circuit Design and Optimization
di: Hu, Jinhai, et al.
Pubblicazione: (2025)

Mozart: A Chiplet Ecosystem-Accelerator Codesign Framework for Composable Bespoke Application Specific Integrated Circuits
di: Jin, Haoran, et al.
Pubblicazione: (2025)

BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator
di: Liu, Yuhao, et al.
Pubblicazione: (2026)

Low Power Approximate Multiplier Architecture for Deep Neural Networks
di: Jaswal, Pragun, et al.
Pubblicazione: (2025)

Boolean-aware Boolean Circuit Classification: A Comprehensive Study on Graph Neural Network
di: Ni, Liwei, et al.
Pubblicazione: (2024)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
di: Bause, Oliver, et al.
Pubblicazione: (2024)

Accelerating MRI Uncertainty Estimation with Mask-based Bayesian Neural Network
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
di: Zhang, Jinsong, et al.
Pubblicazione: (2025)

FPGA Resource-aware Structured Pruning for Real-Time Neural Networks
di: Ramhorst, Benjamin, et al.
Pubblicazione: (2023)

FPGA-Based Neural Network Accelerators for Space Applications: A Survey
di: Antunes, Pedro, et al.
Pubblicazione: (2025)