Ultra Memory-Efficient On-FPGA Training of Transformers via Tensor-Compressed Optimization

Documenti analoghi

• FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
  di: Lu, Jinming, et al.
  Pubblicazione: (2025)
• Tensor-Compressed and Fully-Quantized Training of Neural PDE Solvers
  di: Lu, Jinming, et al.
  Pubblicazione: (2025)
• Comprehensive Design Space Exploration for Tensorized Neural Network Hardware Accelerators
  di: Zhang, Jinsong, et al.
  Pubblicazione: (2025)
• An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
  di: Zhang, Weichuang, et al.
  Pubblicazione: (2024)
• Memory-Efficient FPGA Implementation of Stochastic Simulated Annealing
  di: Shin, Duckgyu, et al.
  Pubblicazione: (2026)