Image de couverture de livre

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Scheffler, Paul, Benz, Thomas, Potocnik, Viviane, Fischer, Tim, Colagrande, Luca, Wistoff, Nils, Zhang, Yichao, Bertaccini, Luca, Ottavi, Gianmarco, Eggimann, Manuel, Cavalcante, Matheus, Paulin, Gianna, Gürkaynak, Frank K., Rossi, Davide, Benini, Luca
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
par: Paulin, Gianna, et autres
Publié: (2024)

Toward Open-Source Chiplets for HPC and AI: Occamy and Beyond
par: Scheffler, Paul, et autres
Publié: (2025)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2026)

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2025)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
par: Scheffler, Paul, et autres
Publié: (2024)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
par: Bertaccini, Luca, et autres
Publié: (2022)

Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
par: Potocnik, Viviane, et autres
Publié: (2024)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
par: Colagrande, Luca, et autres
Publié: (2025)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
par: Scheffler, Paul, et autres
Publié: (2024)

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
par: Fu, Zexin, et autres
Publié: (2025)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
par: Colagrande, Luca, et autres
Publié: (2025)

A 410GFLOP/s, 64 RISC-V Cores, 204.8GBps Shared-Memory Cluster in 12nm FinFET with Systolic Execution Support for Efficient B5G/6G AI-Enhanced O-RAN
par: Zhang, Yichao, et autres
Publié: (2025)

Culsans: An Efficient Snoop-based Coherency Unit for the CVA6 Open Source RISC-V application processor
par: Tedeschi, Riccardo, et autres
Publié: (2024)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
par: Sauter, Philippe, et autres
Publié: (2025)

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
par: Colagrande, Luca, et autres
Publié: (2025)

Optimizing Offload Performance in Heterogeneous MPSoCs
par: Colagrande, Luca, et autres
Publié: (2024)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
par: Sauter, Phillippe, et autres
Publié: (2024)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
par: Sauter, Philippe, et autres
Publié: (2026)

Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?
par: Sauter, Philippe, et autres
Publié: (2024)

ArtistIC: An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders
par: Benz, Thomas, et autres
Publié: (2025)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
par: Colagrande, Luca, et autres
Publié: (2025)

Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning
par: Wistoff, Nils, et autres
Publié: (2022)

Croc: An End-to-End Open-Source Extensible RISC-V MCU Platform to Democratize Silicon
par: Sauter, Phillippe, et autres
Publié: (2025)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
par: Koenig, Cyril, et autres
Publié: (2025)

Trikarenos: Design and Experimental Characterization of a Fault-Tolerant 28nm RISC-V-based SoC
par: Rogenmoser, Michael, et autres
Publié: (2024)

MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
par: İslamoğlu, Gamze, et autres
Publié: (2025)

fence.t.s: Closing Timing Channels in High-Performance Out-of-Order Cores through ISA-Supported Temporal Partitioning
par: Wistoff, Nils, et autres
Publié: (2024)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Large Attention-Based Model Inference on Tile-Based Accelerators
par: Zhang, Chi, et autres
Publié: (2026)

Implementing and Optimizing an Open-Source SD-card Host Controller for RISC-V SoCs
par: Vanoni, Axel, et autres
Publié: (2026)

A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
par: Benz, Thomas, et autres
Publié: (2025)

FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support
par: Fischer, Tim, et autres
Publié: (2024)

vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
par: Zelioli, Enrico, et autres
Publié: (2024)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
par: Manoni, Simone, et autres
Publié: (2025)

A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications
par: Garofalo, Angelo, et autres
Publié: (2025)

A "New Ara" for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design
par: Perotti, Matteo, et autres
Publié: (2022)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
par: Tedeschi, Riccardo, et autres
Publié: (2025)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
par: Rogenmoser, Michael, et autres
Publié: (2023)

VEXP: A Low-Cost RISC-V ISA Extension for Accelerated Softmax Computation in Transformers
par: Wang, Run, et autres
Publié: (2025)

RapidChiplet: A Toolchain for Rapid Design Space Exploration of Chiplet Architectures
par: Iff, Patrick, et autres
Publié: (2023)

Spatzformer: An Efficient Reconfigurable Dual-Core RISC-V V Cluster for Mixed Scalar-Vector Workloads
par: Perotti, Matteo, et autres
Publié: (2024)