LUT-DLA: Lookup Table as Efficient Extreme Low-Bit Deep Learning Accelerator

Fuente: arXiv
Guardado en:
Detalles Bibliográficos
Autores principales: Li, Guoyu, Ye, Shengyu, Chen, Chunyun, Wang, Yang, Yang, Fan, Cao, Ting, Liu, Cheng, Sabry, Mohamed M., Yang, Mao
Formato: Preprint
Publicado: 2025
Materias:
Acceso en línea:
Etiquetas: Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
_version_ 1866913655577116672
author Li, Guoyu
Ye, Shengyu
Chen, Chunyun
Wang, Yang
Yang, Fan
Cao, Ting
Liu, Cheng
Sabry, Mohamed M.
Yang, Mao
author_facet Li, Guoyu
Ye, Shengyu
Chen, Chunyun
Wang, Yang
Yang, Fan
Cao, Ting
Liu, Cheng
Sabry, Mohamed M.
Yang, Mao
contents The emergence of neural network capabilities invariably leads to a significant surge in computational demands due to expanding model sizes and increased computational complexity. To reduce model size and lower inference costs, recent research has focused on simplifying models and designing hardware accelerators using low-bit quantization. However, due to numerical representation limits, scalar quantization cannot reduce bit width lower than 1-bit, diminishing its benefits. To break through these limitations, we introduce LUT-DLA, a Look-Up Table (LUT) Deep Learning Accelerator Framework that utilizes vector quantization to convert neural network models into LUTs, achieving extreme low-bit quantization. The LUT-DLA framework facilitates efficient and cost-effective hardware accelerator designs and supports the LUTBoost algorithm, which helps to transform various DNN models into LUT-based models via multistage training, drastically cutting both computational and hardware overhead. Additionally, through co-design space exploration, LUT-DLA assesses the impact of various model and hardware parameters to fine-tune hardware configurations for different application scenarios, optimizing performance and efficiency. Our comprehensive experiments show that LUT-DLA achieves improvements in power efficiency and area efficiency with gains of $1.4$~$7.0\times$ and $1.5$~$146.1\times$, respectively, while maintaining only a modest accuracy drop. For CNNs, accuracy decreases by $0.1\%$~$3.1\%$ using the $L_2$ distance similarity, $0.1\%$~$3.4\%$ with the $L_1$ distance similarity, and $0.1\%$~$3.8\%$ when employing the Chebyshev distance similarity. For transformer-based models, the accuracy drop ranges from $1.4\%$ to $3.0\%$.
format Preprint
id arxiv_https___arxiv_org_abs_2501_10658
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle LUT-DLA: Lookup Table as Efficient Extreme Low-Bit Deep Learning Accelerator
Li, Guoyu
Ye, Shengyu
Chen, Chunyun
Wang, Yang
Yang, Fan
Cao, Ting
Liu, Cheng
Sabry, Mohamed M.
Yang, Mao
Hardware Architecture
Artificial Intelligence
Machine Learning
The emergence of neural network capabilities invariably leads to a significant surge in computational demands due to expanding model sizes and increased computational complexity. To reduce model size and lower inference costs, recent research has focused on simplifying models and designing hardware accelerators using low-bit quantization. However, due to numerical representation limits, scalar quantization cannot reduce bit width lower than 1-bit, diminishing its benefits. To break through these limitations, we introduce LUT-DLA, a Look-Up Table (LUT) Deep Learning Accelerator Framework that utilizes vector quantization to convert neural network models into LUTs, achieving extreme low-bit quantization. The LUT-DLA framework facilitates efficient and cost-effective hardware accelerator designs and supports the LUTBoost algorithm, which helps to transform various DNN models into LUT-based models via multistage training, drastically cutting both computational and hardware overhead. Additionally, through co-design space exploration, LUT-DLA assesses the impact of various model and hardware parameters to fine-tune hardware configurations for different application scenarios, optimizing performance and efficiency. Our comprehensive experiments show that LUT-DLA achieves improvements in power efficiency and area efficiency with gains of $1.4$~$7.0\times$ and $1.5$~$146.1\times$, respectively, while maintaining only a modest accuracy drop. For CNNs, accuracy decreases by $0.1\%$~$3.1\%$ using the $L_2$ distance similarity, $0.1\%$~$3.4\%$ with the $L_1$ distance similarity, and $0.1\%$~$3.8\%$ when employing the Chebyshev distance similarity. For transformer-based models, the accuracy drop ranges from $1.4\%$ to $3.0\%$.
title LUT-DLA: Lookup Table as Efficient Extreme Low-Bit Deep Learning Accelerator
topic Hardware Architecture
Artificial Intelligence
Machine Learning
url https://arxiv.org/abs/2501.10658