An RRAM compute-in-memory architecture for high energy-efficient processing of binary matrix-vector multiplication in cryptography
Fuente:
arXiv
Saved in:
| Main Authors: | , , , , , , , , |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| _version_ | 1866912477851156480 |
|---|---|
| author | Yue, Hao Chen, Yihao Liang, Tianhang Li, Xiangrui Kong, Xin Jiang, Zhelong Li, Zhigang Chen, Gang Lu, Huaxiang |
| author_facet | Yue, Hao Chen, Yihao Liang, Tianhang Li, Xiangrui Kong, Xin Jiang, Zhelong Li, Zhigang Chen, Gang Lu, Huaxiang |
| contents | Binary matrix-vector multiplication (BMVM) is a key operation in post-quantum cryptography schemes like the Classic McEliece cryptosystem. Conventional computing architectures incur significant energy efficiency loss due to data movement of large matrices when handling such tasks. Resistive memory (RRAM) non-volatile compute-in-memory (nvCIM) is an ideal technology for high energy-efficient BMVM processing but faces challenges, including signal margin degradation in high input-parallelism arrays due to device non-idealities and high hardware overhead from current readout and XOR operations. This work presents a RRAM nvCIM architecture featuring: 1) 1T1R cells with high-resistive-state compensation modules; and 2) pulsed current-sensing parity checkers. Based on the 180nm process and test results from RRAM devices, the computing accuracy and efficiency of the architecture are verified by simulation. The proposed architecture performs high-precision current accumulation with a maximum MAC value of 10 and achieves an energy efficiency of 1.51TOPS/W, offering approximately 1.62 times improvement compared to an advanced 28nm FPGA platform. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2501_10702 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | An RRAM compute-in-memory architecture for high energy-efficient processing of binary matrix-vector multiplication in cryptography Yue, Hao Chen, Yihao Liang, Tianhang Li, Xiangrui Kong, Xin Jiang, Zhelong Li, Zhigang Chen, Gang Lu, Huaxiang Emerging Technologies Binary matrix-vector multiplication (BMVM) is a key operation in post-quantum cryptography schemes like the Classic McEliece cryptosystem. Conventional computing architectures incur significant energy efficiency loss due to data movement of large matrices when handling such tasks. Resistive memory (RRAM) non-volatile compute-in-memory (nvCIM) is an ideal technology for high energy-efficient BMVM processing but faces challenges, including signal margin degradation in high input-parallelism arrays due to device non-idealities and high hardware overhead from current readout and XOR operations. This work presents a RRAM nvCIM architecture featuring: 1) 1T1R cells with high-resistive-state compensation modules; and 2) pulsed current-sensing parity checkers. Based on the 180nm process and test results from RRAM devices, the computing accuracy and efficiency of the architecture are verified by simulation. The proposed architecture performs high-precision current accumulation with a maximum MAC value of 10 and achieves an energy efficiency of 1.51TOPS/W, offering approximately 1.62 times improvement compared to an advanced 28nm FPGA platform. |
| title | An RRAM compute-in-memory architecture for high energy-efficient processing of binary matrix-vector multiplication in cryptography |
| topic | Emerging Technologies |
| url | https://arxiv.org/abs/2501.10702 |