Image de couverture de livre

A Fully Pipelined FIFO Based Polynomial Multiplication Hardware Architecture Based On Number Theoretic Transform

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Heidarpur, Moslem, Mirhassani, Mitra, Chang, Norman
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

FIFOAdvisor: A DSE Framework for Automated FIFO Sizing of High-Level Synthesis Designs
par: Abi-Karam, Stefan, et autres
Publié: (2025)

Fixed-Throughput GRAND with FIFO Scheduling
par: Christen, Filippo, et autres
Publié: (2025)

VESTA: A Versatile SNN-Based Transformer Accelerator with Unified PEs for Multiple Computational Layers
par: Chen, Ching-Yao, et autres
Publié: (2025)

HFRWKV: A High-Performance Fully On-Chip Hardware Accelerator for RWKV
par: Shijie, Liu, et autres
Publié: (2026)

Sustainable Hardware Specialization
par: Dangi, Pranav, et autres
Publié: (2024)

Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
par: Chen, Bo-Yu, et autres
Publié: (2025)

Energy-Efficient p-Bit-Based Fully-Connected Quantum-Inspired Simulated Annealer with Dual BRAM Architecture
par: Onizawa, Naoya, et autres
Publié: (2026)

High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography
par: Tan, Weihang, et autres
Publié: (2021)

Power- and Area-Efficient Unary Sorting Architecture Using FSM-Based Unary Number Generator
par: Jalilvand, Amir Hossein, et autres
Publié: (2025)

Adaptive Hybrid FFT: A Novel Pipeline and Memory-Based Architecture for Radix-$2^k$ FFT in Large Size Processing
par: Zhao, Fangyu, et autres
Publié: (2025)

In-Memory Computing Architecture for Efficient Hardware Security
par: Ajmi, Hala, et autres
Publié: (2024)

VeriPy -- A New Python-Based Approach for SDR Pipelined/Unrolled Hardware Accelerator Generation
par: Zhao, Yuqin, et autres
Publié: (2025)

Overcoming Quadratic Hardware Scaling for a Fully Connected Digital Oscillatory Neural Network
par: Haverkort, Bram, et autres
Publié: (2025)

Switchable Single/Dual Edge Registers for Pipeline Architecture
par: Singh, Suyash Vardhan, et autres
Publié: (2024)

PaReNTT: Low-Latency Parallel Residue Number System and NTT-Based Long Polynomial Modular Multiplication for Homomorphic Encryption
par: Tan, Weihang, et autres
Publié: (2023)

SCE-NTT: A Hardware Accelerator for Number Theoretic Transform Using Superconductor Electronics
par: Razmkhah, Sasan, et autres
Publié: (2025)

ModSRAM: Algorithm-Hardware Co-Design for Large Number Modular Multiplication in SRAM
par: Ku, Jonathan, et autres
Publié: (2024)

NTTSuite: Number Theoretic Transform Benchmarks for Accelerating Encrypted Computation
par: Ding, Juran, et autres
Publié: (2024)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
par: Li, Zhengke, et autres
Publié: (2025)

APACHE: A Processing-Near-Memory Architecture for Multi-Scheme Fully Homomorphic Encryption
par: Ding, Lin, et autres
Publié: (2024)

Empowering Vector Architectures for ML: The CAMP Architecture for Matrix Multiplication
par: Nojehdeh, Mohammadreza Esmali, et autres
Publié: (2025)

Towards the Certification of Hybrid Architectures: Analysing Interference on Hardware Accelerators through PML
par: Lesage, Benjamin, et autres
Publié: (2024)

Accelerating PageRank Algorithmic Tasks with a new Programmable Hardware Architecture
par: Chowdhury, Md Rownak Hossain, et autres
Publié: (2024)

HF-NTT: Hazard-Free Dataflow Accelerator for Number Theoretic Transform
par: Meng, Xiangchen, et autres
Publié: (2024)

Xpikeformer: Hybrid Analog-Digital Hardware Acceleration for Spiking Transformers
par: Song, Zihang, et autres
Publié: (2024)

Inclusive-PIM: Hardware-Software Co-design for Broad Acceleration on Commercial PIM Architectures
par: Alsop, Johnathan, et autres
Publié: (2023)

Bi-SamplerZ: A Hardware-Efficient Gaussian Sampler Architecture for Quantum-Resistant Falcon Signatures
par: Zhao, Binke, et autres
Publié: (2025)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
par: Liu, Yuhao, et autres
Publié: (2026)

A Data-Driven Dynamic Execution Orchestration Architecture
par: Bai, Zhenyu, et autres
Publié: (2026)

A Fully-Configurable Open-Source Software-Defined Digital Quantized Spiking Neural Core Architecture
par: Matinizadeh, Shadi, et autres
Publié: (2024)

WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes
par: Giorgi, Roberto, et autres
Publié: (2025)

Realizing Hardware-Optimized General Tree-Based Data Structures for Heterogeneous System Classes
par: Biebert, Daniel, et autres
Publié: (2025)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
par: Huo, Juncheng, et autres
Publié: (2025)

Edge GPU Aware Multiple AI Model Pipeline for Accelerated MRI Reconstruction and Analysis
par: Majeed, Ashiyana Abdul, et autres
Publié: (2025)

NX-CGRA: A Programmable Hardware Accelerator for Core Transformer Algorithms on Edge Devices
par: Prasad, Rohit
Publié: (2025)

FlexMem: High-Parallel Near-Memory Architecture for Flexible Dataflow in Fully Homomorphic Encryption
par: Shi, Shangyi, et autres
Publié: (2025)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
par: Spagnolo, Tommaso, et autres
Publié: (2026)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
par: Ho, Chia-Tung, et autres
Publié: (2025)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
par: Geens, Robin, et autres
Publié: (2026)