Image de couverture de livre

Learning in Log-Domain: Subthreshold Analog AI Accelerator Based on Stochastic Gradient Descent

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Tageldeen, Momen K, Belgaid, Yacine, Mohan, Vivek, Wang, Zhou, Drakakis, Emmanuel M
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Artificial Intelligence
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Exploring the Potential of Wireless-enabled Multi-Chip AI Accelerators
par: Irabor, Emmanuel, et autres
Publié: (2025)

AI-Powered Agile Analog Circuit Design and Optimization
par: Hu, Jinhai, et autres
Publié: (2025)

A Fully Hardware Implemented Accelerator Design in ReRAM Analog Computing without ADCs
par: Dang, Peng, et autres
Publié: (2024)

Analogous Alignments: Digital "Formally" meets Analog
par: Mohanty, Hansa, et autres
Publié: (2024)

J3DAI: A tiny DNN-Based Edge AI Accelerator for 3D-Stacked CMOS Image Sensor
par: Tain, Benoit, et autres
Publié: (2025)

AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
par: Chen, Zihao, et autres
Publié: (2025)

Chiplet-Based RISC-V SoC with Modular AI Acceleration
par: Bharadwaj, Suhas Suresh, et autres
Publié: (2025)

IMAGINE: An 8-to-1b 22nm FD-SOI Compute-In-Memory CNN Accelerator With an End-to-End Analog Charge-Based 0.15-8POPS/W Macro Featuring Distribution-Aware Data Reshaping
par: Kneip, Adrian, et autres
Publié: (2024)

A3D: Agentic AI flow for autonomous Accelerator Design
par: Nallathambi, Abinand, et autres
Publié: (2026)

Using the Abstract Computer Architecture Description Language to Model AI Hardware Accelerators
par: Müller, Mika Markus, et autres
Publié: (2024)

Accelerating GenAI Workloads by Enabling RISC-V Microkernel Support in IREE
par: Ahmad, Adeel, et autres
Publié: (2025)

MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator
par: Wang, Cong, et autres
Publié: (2024)

ApproXAI: Energy-Efficient Hardware Acceleration of Explainable AI using Approximate Computing
par: Siddique, Ayesha, et autres
Publié: (2025)

Architectural Design and Performance Analysis of FPGA based AI Accelerators: A Comprehensive Review
par: Chatterjee, Soumita, et autres
Publié: (2026)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
par: Maji, Supriyo, et autres
Publié: (2025)

FPGA-Based Neural Network Accelerators for Space Applications: A Survey
par: Antunes, Pedro, et autres
Publié: (2025)

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
par: Curzel, Serena, et autres
Publié: (2023)

Sangam: Chiplet-Based DRAM-PIM Accelerator with CXL Integration for LLM Inferencing
par: Kiyawat, Khyati, et autres
Publié: (2025)

Sustainable AI Processing at the Edge
par: Ollivier, Sébastien, et autres
Publié: (2022)

Exploration of Unary Arithmetic-Based Matrix Multiply Units for Low Precision DL Accelerators
par: Vellaisamy, Prabhu, et autres
Publié: (2026)

A Self-Calibrating Framework for Analog Circuit Sizing Using LLM-Derived Analytical Equations
par: Bujana, Antonio J., et autres
Publié: (2026)

Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference
par: Hafiz, Muhammad Ihsan Al, et autres
Publié: (2025)

Characterizing Soft-Error Resiliency in Arm's Ethos-U55 Embedded Machine Learning Accelerator
par: Tyagi, Abhishek, et autres
Publié: (2024)

EdgeCIM: A Hardware-Software Co-Design for CIM-Based Acceleration of Small Language Models
par: Bazzi, Jinane, et autres
Publié: (2026)

Optimizing Neural Networks with Learnable Non-Linear Activation Functions via Lookup-Based FPGA Acceleration
par: Yin, Mengyuan, et autres
Publié: (2025)

Idle is the New Sleep: Configuration-Aware Alternative to Powering Off FPGA-Based DL Accelerators During Inactivity
par: Qian, Chao, et autres
Publié: (2024)

Dynamic Gradient Sparse Update for Edge Training
par: Li, I-Hsuan, et autres
Publié: (2025)

HEANA: A Hybrid Time-Amplitude Analog Optical Accelerator with Flexible Dataflows for Energy-Efficient CNN Inference
par: Vatsavai, Sairam Sri, et autres
Publié: (2024)

Benchmarking End-To-End Performance of AI-Based Chip Placement Algorithms
par: Wang, Zhihai, et autres
Publié: (2024)

MARCA: Mamba Accelerator with ReConfigurable Architecture
par: Li, Jinhao, et autres
Publié: (2024)

Hardware Acceleration of LLMs: A comprehensive survey and comparison
par: Koilia, Nikoletta, et autres
Publié: (2024)

BETA: Binarized Energy-Efficient Transformer Accelerator at the Edge
par: Ji, Yuhao, et autres
Publié: (2024)

LLM-DSE: Searching Accelerator Parameters with LLM Agents
par: Wang, Hanyu, et autres
Publié: (2025)

AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
par: Mehradfar, Asal, et autres
Publié: (2024)

ElasticAI: Creating and Deploying Energy-Efficient Deep Learning Accelerator for Pervasive Computing
par: Qian, Chao, et autres
Publié: (2024)

Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
par: Mehradfar, Asal, et autres
Publié: (2025)

Monitor Placement for Fault Localization in Deep Neural Network Accelerators
par: Liu, Wei-Kai
Publié: (2023)

SIP: Autotuning GPU Native Schedules via Stochastic Instruction Perturbation
par: He, Guoliang, et autres
Publié: (2024)

KAN-SAs: Efficient Acceleration of Kolmogorov-Arnold Networks on Systolic Arrays
par: Errabii, Sohaib, et autres
Publié: (2025)

SALSA: Simulated Annealing based Loop-Ordering Scheduler for DNN Accelerators
par: Jung, Victor J. B., et autres
Publié: (2023)