Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction
Fuente:
arXiv
Guardado en:
| Autores principales: | , , , , , , , , |
|---|---|
| Formato: | Preprint |
| Publicado: |
2025
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
| _version_ | 1866915120235413504 |
|---|---|
| author | Mouny, Pierre-Antoine Benhouria, Maher Yon, Victor Dufour, Patrick Huang, Linxiang Beilliard, Yann Rochette, Sophie Drouin, Dominique Ronagh, Pooya |
| author_facet | Mouny, Pierre-Antoine Benhouria, Maher Yon, Victor Dufour, Patrick Huang, Linxiang Beilliard, Yann Rochette, Sophie Drouin, Dominique Ronagh, Pooya |
| contents | This paper presents a novel approach utilizing a scalable neural decoder application-specific integrated circuit (ASIC) based on metal oxide memristors in a 180nm CMOS technology. The ASIC architecture employs in-memory computing with memristor crossbars for efficient vector-matrix multiplications (VMM). The ASIC decoder architecture includes an input layer implemented with a VMM and an analog sigmoid activation function, a recurrent layer with analog memory, and an output layer with a VMM and a threshold activation function. Cryogenic characterization of the ASIC is conducted, demonstrating its performance at both room temperature and cryogenic temperatures down to 1.2K. Results indicate stable activation function shapes and pulse responses at cryogenic temperatures. Moreover, power consumption measurements reveal consistent behavior at room and cryogenic temperatures. Overall, this study lays the foundation for developing efficient and scalable neural decoders for quantum error correction in cryogenic environments. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2501_14525 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction Mouny, Pierre-Antoine Benhouria, Maher Yon, Victor Dufour, Patrick Huang, Linxiang Beilliard, Yann Rochette, Sophie Drouin, Dominique Ronagh, Pooya Quantum Physics Hardware Architecture This paper presents a novel approach utilizing a scalable neural decoder application-specific integrated circuit (ASIC) based on metal oxide memristors in a 180nm CMOS technology. The ASIC architecture employs in-memory computing with memristor crossbars for efficient vector-matrix multiplications (VMM). The ASIC decoder architecture includes an input layer implemented with a VMM and an analog sigmoid activation function, a recurrent layer with analog memory, and an output layer with a VMM and a threshold activation function. Cryogenic characterization of the ASIC is conducted, demonstrating its performance at both room temperature and cryogenic temperatures down to 1.2K. Results indicate stable activation function shapes and pulse responses at cryogenic temperatures. Moreover, power consumption measurements reveal consistent behavior at room and cryogenic temperatures. Overall, this study lays the foundation for developing efficient and scalable neural decoders for quantum error correction in cryogenic environments. |
| title | Towards a Cryogenic CMOS-Memristor Neural Decoder for Quantum Error Correction |
| topic | Quantum Physics Hardware Architecture |
| url | https://arxiv.org/abs/2501.14525 |