Image de couverture de livre

A VM-HDL Co-Simulation Framework for Systems with PCIe-Connected FPGAs

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Cho, Shenghsun, Patel, Mrunal, Kaladagi, Basavaraj, Chen, Han, Palit, Tapti, Ferdman, Michael, Milder, Peter
Format:	Preprint
Publié:	2025
Sujets:	Distributed, Parallel, and Cluster Computing Artificial Intelligence Hardware Architecture Networking and Internet Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

CRAFT: Latency and Cost-Aware Genetic-Based Framework for Node Placement in Edge-Fog Environments
par: Mahdizadeh, Soheil, et autres
Publié: (2025)

Analysing Mechanisms for Virtual Channel Management in Low-Diameter networks
par: Cano, Alejandro, et autres
Publié: (2023)

RailX: A Flexible, Scalable, and Low-Cost Network Architecture for Hyper-Scale LLM Training Systems
par: Feng, Yinxiao, et autres
Publié: (2025)

SCENIC: Stream Computation-Enhanced SmartNIC
par: Ramhorst, Benjamin, et autres
Publié: (2026)

MOFCO: Mobility- and Migration-Aware Task Offloading in Three-Layer Fog Computing Environments
par: Mahdizadeh, Soheil, et autres
Publié: (2025)

LACIN: Linearly Arranged Complete Interconnection Networks
par: Beivide, Ramón, et autres
Publié: (2026)

cMPI: Using CXL Memory Sharing for MPI One-Sided and Two-Sided Inter-Node Communications
par: Wang, Xi, et autres
Publié: (2025)

TAPA-CS: Enabling Scalable Accelerator Design on Distributed HBM-FPGAs
par: Prakriya, Neha, et autres
Publié: (2023)

Optimizing Communication for Latency Sensitive HPC Applications on up to 48 FPGAs Using ACCL
par: Meyer, Marius, et autres
Publié: (2024)

Switchboard: An Open-Source Framework for Modular Simulation of Large Hardware Systems
par: Herbst, Steven, et autres
Publié: (2024)

Muchisim: A Simulation Framework for Design Exploration of Multi-Chip Manycore Systems
par: Orenes-Vera, Marcelo, et autres
Publié: (2023)

Efficient Batch Search Algorithm for B+ Tree Index Structures with Level-Wise Traversal on FPGAs
par: Tzschoppe, Max, et autres
Publié: (2026)

Leveraging SIMD for Accelerating Large-number Arithmetic
par: Das, Subhrajit, et autres
Publié: (2026)

Topology-Aware Virtualization over Inter-Core Connected Neural Processing Units
par: Feng, Dahu, et autres
Publié: (2025)

Parendi: Thousand-Way Parallel RTL Simulation
par: Emami, Mahyar, et autres
Publié: (2024)

Ultra Ethernet's Design Principles and Architectural Innovations
par: Hoefler, Torsten, et autres
Publié: (2025)

Accelerator-as-a-Service in Public Clouds: An Intra-Host Traffic Management View for Performance Isolation in the Wild
par: Zhao, Jiechen, et autres
Publié: (2024)

Simopt-Power: Leveraging Simulation Metadata for Low-Power Design Synthesis
par: Wadhwa, Eashan, et autres
Publié: (2025)

HgPCN: A Heterogeneous Architecture for E2E Embedded Point Cloud Inference
par: Gao, Yiming, et autres
Publié: (2025)

CELLO: Co-designing Schedule and Hybrid Implicit/Explicit Buffer for Complex Tensor Reuse
par: Garg, Raveesh, et autres
Publié: (2023)

An Evaluation and Comparison of GPU Hardware and Solver Libraries for Accelerating the OPM Flow Reservoir Simulator
par: Qiu, Tong Dong, et autres
Publié: (2023)

Multi-Partner Project: Multi-GPU Performance Portability Analysis for CFD Simulations at Scale
par: Eleftherakis, Panagiotis-Eleftherios, et autres
Publié: (2026)

CCSS: Hardware-Accelerated RTL Simulation with Fast Combinational Logic Computing and Sequential Logic Synchronization
par: Feng, Weigang, et autres
Publié: (2025)

Next-generation Probabilistic Computing Hardware with 3D MOSAICs, Illusion Scale-up, and Co-design
par: Srimani, Tathagata, et autres
Publié: (2024)

TAPA: A Scalable Task-Parallel Dataflow Programming Framework for Modern FPGAs with Co-Optimization of HLS and Physical Design
par: Guo, Licheng, et autres
Publié: (2022)

TT-Edge: A Hardware-Software Co-Design for Energy-Efficient Tensor-Train Decomposition on Edge AI
par: Kwak, Hyunseok, et autres
Publié: (2025)

NetSmith: An Optimization Framework for Machine-Discovered Network Topologies
par: Green, Conor, et autres
Publié: (2024)

COMET: A Framework for Modeling Compound Operation Dataflows with Explicit Collectives
par: Negi, Shubham, et autres
Publié: (2025)

DP-HLS: A High-Level Synthesis Framework for Accelerating Dynamic Programming Algorithms in Bioinformatics
par: Cao, Yingqi, et autres
Publié: (2024)

PID-Comm: A Fast and Flexible Collective Communication Framework for Commodity Processing-in-DIMM Devices
par: Noh, Si Ung, et autres
Publié: (2024)

SpArch: Efficient Architecture for Sparse Matrix Multiplication
par: Zhang, Zhekai, et autres
Publié: (2020)

Fast and energy-efficient derivatives risk analysis: Streaming option Greeks on Xilinx and Intel FPGAs
par: Klaisoongnoen, Mark, et autres
Publié: (2022)

DUET: Disaggregated Hybrid Mamba-Transformer LLMs with Prefill and Decode-Specific Packages
par: Kanani, Alish, et autres
Publié: (2026)

PAM: Processing Across Memory Hierarchy for Efficient KV-centric LLM Serving System
par: Liu, Lian, et autres
Publié: (2026)

Hazel: Secure and Efficient Disaggregated Storage
par: Chrapek, Marcin, et autres
Publié: (2025)

Simopt -- Simulation pass for Speculative Optimisation of FPGA-CAD flow
par: Wadhwa, Eashan, et autres
Publié: (2024)

The DEEP-ER project: I/O and resiliency extensions for the Cluster-Booster architecture
par: Kreuzer, Anke, et autres
Publié: (2019)

SLIM: A Heterogeneous Accelerator for Edge Inference of Sparse Large Language Model via Adaptive Thresholding
par: Xu, Weihong, et autres
Publié: (2025)

MVDRAM: Enabling GeMV Execution in Unmodified DRAM for Low-Bit LLM Acceleration
par: Kubo, Tatsuya, et autres
Publié: (2025)

RAPID-Graph: Recursive All-Pairs Shortest Paths Using Processing-in-Memory for Dynamic Programming on Graphs
par: Chen, Yanru, et autres
Publié: (2025)