Quark: Implementing Convolutional Neural Networks Entirely on Programmable Data Plane

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Zhang, Mai, Cui, Lin, Zhang, Xiaoquan, Tso, Fung Po, Zhang, Zhen, Deng, Yuhui, Li, Zhetao
Format: Preprint
Publié: 2025
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866909655171596288
author Zhang, Mai
Cui, Lin
Zhang, Xiaoquan
Tso, Fung Po
Zhang, Zhen
Deng, Yuhui
Li, Zhetao
author_facet Zhang, Mai
Cui, Lin
Zhang, Xiaoquan
Tso, Fung Po
Zhang, Zhen
Deng, Yuhui
Li, Zhetao
contents The rapid development of programmable network devices and the widespread use of machine learning (ML) in networking have facilitated efficient research into intelligent data plane (IDP). Offloading ML to programmable data plane (PDP) enables quick analysis and responses to network traffic dynamics, and efficient management of network links. However, PDP hardware pipeline has significant resource limitations. For instance, Intel Tofino ASIC has only 10Mb SRAM in each stage, and lacks support for multiplication, division and floating-point operations. These constraints significantly hinder the development of IDP. This paper presents \quark, a framework that fully offloads convolutional neural network (CNN) inference onto PDP. \quark employs model pruning to simplify the CNN model, and uses quantization to support floating-point operations. Additionally, \quark divides the CNN into smaller units to improve resource utilization on the PDP. We have implemented a testbed prototype of \quark on both P4 hardware switch (Intel Tofino ASIC) and software switch (i.e., BMv2). Extensive evaluation results demonstrate that \quark achieves 97.3\% accuracy in anomaly detection task while using only 22.7\% of the SRAM resources on the Intel Tofino ASIC switch, completing inference tasks at line rate with an average latency of 42.66$μs$.
format Preprint
id arxiv_https___arxiv_org_abs_2501_15100
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle Quark: Implementing Convolutional Neural Networks Entirely on Programmable Data Plane
Zhang, Mai
Cui, Lin
Zhang, Xiaoquan
Tso, Fung Po
Zhang, Zhen
Deng, Yuhui
Li, Zhetao
Networking and Internet Architecture
The rapid development of programmable network devices and the widespread use of machine learning (ML) in networking have facilitated efficient research into intelligent data plane (IDP). Offloading ML to programmable data plane (PDP) enables quick analysis and responses to network traffic dynamics, and efficient management of network links. However, PDP hardware pipeline has significant resource limitations. For instance, Intel Tofino ASIC has only 10Mb SRAM in each stage, and lacks support for multiplication, division and floating-point operations. These constraints significantly hinder the development of IDP. This paper presents \quark, a framework that fully offloads convolutional neural network (CNN) inference onto PDP. \quark employs model pruning to simplify the CNN model, and uses quantization to support floating-point operations. Additionally, \quark divides the CNN into smaller units to improve resource utilization on the PDP. We have implemented a testbed prototype of \quark on both P4 hardware switch (Intel Tofino ASIC) and software switch (i.e., BMv2). Extensive evaluation results demonstrate that \quark achieves 97.3\% accuracy in anomaly detection task while using only 22.7\% of the SRAM resources on the Intel Tofino ASIC switch, completing inference tasks at line rate with an average latency of 42.66$μs$.
title Quark: Implementing Convolutional Neural Networks Entirely on Programmable Data Plane
topic Networking and Internet Architecture
url https://arxiv.org/abs/2501.15100