A Tale of Two Sides of Wafer: Physical Implementation and Block-Level PPA on Flip FET with Dual-sided Signals
Fuente:
arXiv
Saved in:
| Main Authors: | Lu, Haoran, Jiang, Xun, Chu, Yanbang, Xu, Ziqiao, Guo, Rui, Peng, Wanyue, Lin, Yibo, Wang, Runsheng, Wu, Heng, Huang, Ru |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
From Flip FET to Flip 3D Integration (F3D): Maximizing the Scaling Potential of Wafer Both Sides Beyond Conventional 3D Integration
by: Wu, Heng, et al.
Published: (2024)
by: Wu, Heng, et al.
Published: (2024)
Design Optimization of Flip FET Standard Cells with Dual-sided Pins for Ultimate Scaling
by: Gui, Rui, et al.
Published: (2025)
by: Gui, Rui, et al.
Published: (2025)
Overlay-aware Variation Study of Flip FET and Benchmark with CFET
by: Peng, Wanyue, et al.
Published: (2025)
by: Peng, Wanyue, et al.
Published: (2025)
A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
by: Jiang, Xun, et al.
Published: (2025)
by: Jiang, Xun, et al.
Published: (2025)
Implementation and Performance Evaluation of CMOS-integrated Memristor-driven Flip-flop Circuits
by: Tiwari, Paras, et al.
Published: (2026)
by: Tiwari, Paras, et al.
Published: (2026)
BOSS: Blocking algorithm for optimizing shuttling scheduling in Ion Trap
by: Wu, Xian, et al.
Published: (2024)
by: Wu, Xian, et al.
Published: (2024)
Theseus: Exploring Efficient Wafer-Scale Chip Design for Large Language Models
by: Zhu, Jingchen, et al.
Published: (2024)
by: Zhu, Jingchen, et al.
Published: (2024)
LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
by: Liu, Bingyang, et al.
Published: (2024)
by: Liu, Bingyang, et al.
Published: (2024)
Efficient and Scalable Architectures for Multi-Level Superconducting Qubit Readout
by: Mude, Chaithanya Naik, et al.
Published: (2024)
by: Mude, Chaithanya Naik, et al.
Published: (2024)
Low-Level and NUMA-Aware Optimization for High-Performance Quantum Simulation
by: Rezaei, Ali, et al.
Published: (2025)
by: Rezaei, Ali, et al.
Published: (2025)
Network Design for Wafer-Scale Systems with Wafer-on-Wafer Hybrid Bonding
by: Iff, Patrick, et al.
Published: (2026)
by: Iff, Patrick, et al.
Published: (2026)
HiMA: Hierarchical Quantum Microarchitecture for Qubit-Scaling and Quantum Process-Level Parallelism
by: Zhou, Qi, et al.
Published: (2024)
by: Zhou, Qi, et al.
Published: (2024)
AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning
by: Li, Chongxiao, et al.
Published: (2026)
by: Li, Chongxiao, et al.
Published: (2026)
POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization
by: Ping, Heng, et al.
Published: (2026)
by: Ping, Heng, et al.
Published: (2026)
Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation
by: Shi, Yunqi, et al.
Published: (2025)
by: Shi, Yunqi, et al.
Published: (2025)
EasyACIM: An End-to-End Automated Analog CIM with Synthesizable Architecture and Agile Design Space Exploration
by: Zhang, Haoyi, et al.
Published: (2024)
by: Zhang, Haoyi, et al.
Published: (2024)
Quantum Register Machine: Efficient Implementation of Quantum Recursive Programs
by: Zhang, Zhicheng, et al.
Published: (2024)
by: Zhang, Zhicheng, et al.
Published: (2024)
DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
by: Oliveira, Geraldo F., et al.
Published: (2023)
by: Oliveira, Geraldo F., et al.
Published: (2023)
Adaptive Genetic Algorithms for Pulse-Level Quantum Error Mitigation
by: Aguilar-Calvo, William, et al.
Published: (2025)
by: Aguilar-Calvo, William, et al.
Published: (2025)
RePart: Efficient Hypergraph Partitioning with Logic Replication Optimization for Multi-FPGA System
by: Fu, Zizhuo, et al.
Published: (2026)
by: Fu, Zizhuo, et al.
Published: (2026)
Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
by: Feng, Yinxiao, et al.
Published: (2024)
by: Feng, Yinxiao, et al.
Published: (2024)
PHOENIX: Pauli-Based High-Level Optimization Engine for Instruction Execution on NISQ Devices
by: Yang, Zhaohui, et al.
Published: (2025)
by: Yang, Zhaohui, et al.
Published: (2025)
Pinball: A Cryogenic Predecoder for Surface Code Decoding Under Circuit-Level Noise
by: Knapen, Alexander, et al.
Published: (2025)
by: Knapen, Alexander, et al.
Published: (2025)
Enhanced LPDDR4X PHY in 12 nm FinFET
by: Feldmann, Johannes, et al.
Published: (2025)
by: Feldmann, Johannes, et al.
Published: (2025)
Efficient yet Accurate End-to-End SC Accelerator Design
by: Li, Meng, et al.
Published: (2024)
by: Li, Meng, et al.
Published: (2024)
SEGA-DCIM: Design Space Exploration-Guided Automatic Digital CIM Compiler with Multiple Precision Support
by: Diao, Haikang, et al.
Published: (2025)
by: Diao, Haikang, et al.
Published: (2025)
Scalable quantum circuits for $n$-qubit unitary matrices
by: Sarkar, Rohit Sarma, et al.
Published: (2023)
by: Sarkar, Rohit Sarma, et al.
Published: (2023)
Analysis of heralded higher-fidelity two-qubit entangling gates with self-correction
by: Sun, Yuan
Published: (2025)
by: Sun, Yuan
Published: (2025)
Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
by: Scheffler, Paul, et al.
Published: (2025)
by: Scheffler, Paul, et al.
Published: (2025)
RISC-Q: A Generator for Real-Time Quantum Control System-on-Chips Compatible with RISC-V
by: Liu, Junyi, et al.
Published: (2025)
by: Liu, Junyi, et al.
Published: (2025)
A Scalable and Robust Compilation Framework for Emitter-Photonic Graph State
by: Ren, Xiangyu, et al.
Published: (2025)
by: Ren, Xiangyu, et al.
Published: (2025)
CLASS: A Controller-Centric Layout Synthesizer for Dynamic Quantum Circuits
by: Chen, Yu, et al.
Published: (2025)
by: Chen, Yu, et al.
Published: (2025)
Q-Fly: An Optical Interconnect for Modular Quantum Computers
by: Sakuma, Daisuke, et al.
Published: (2024)
by: Sakuma, Daisuke, et al.
Published: (2024)
Co-Designing Error Mitigation and Error Detection for Logical Qubits
by: Kumar, Rohan S., et al.
Published: (2026)
by: Kumar, Rohan S., et al.
Published: (2026)
Iceberg Beyond the Tip: Co-Compilation of a Quantum Error Detection Code and a Quantum Algorithm
by: Jin, Yuwei, et al.
Published: (2025)
by: Jin, Yuwei, et al.
Published: (2025)
Highly-Parallel Atom-Detection Accelerator for Tweezer-Based Neutral Atom Quantum Computers
by: Winklmann, Jonas, et al.
Published: (2026)
by: Winklmann, Jonas, et al.
Published: (2026)
Novel Optimized Designs of Modulo $2n+1$ Adder for Quantum Computing
by: Gaur, Bhaskar, et al.
Published: (2024)
by: Gaur, Bhaskar, et al.
Published: (2024)
FPGA Acceleration of Image Reconstruction for Real-Time Photoacoustic Tomography
by: Gao, Zijian, et al.
Published: (2022)
by: Gao, Zijian, et al.
Published: (2022)
Automatic Test Pattern Generation for Robust Quantum Circuit Testing
by: Chen, Kean, et al.
Published: (2022)
by: Chen, Kean, et al.
Published: (2022)
Optimal Clifford Initial States for Ising Hamiltonians
by: Bhattacharyya, Bikrant, et al.
Published: (2023)
by: Bhattacharyya, Bikrant, et al.
Published: (2023)
Similar Items
-
From Flip FET to Flip 3D Integration (F3D): Maximizing the Scaling Potential of Wafer Both Sides Beyond Conventional 3D Integration
by: Wu, Heng, et al.
Published: (2024) -
Design Optimization of Flip FET Standard Cells with Dual-sided Pins for Ultimate Scaling
by: Gui, Rui, et al.
Published: (2025) -
Overlay-aware Variation Study of Flip FET and Benchmark with CFET
by: Peng, Wanyue, et al.
Published: (2025) -
A Systematic Approach for Multi-objective Double-side Clock Tree Synthesis
by: Jiang, Xun, et al.
Published: (2025) -
Implementation and Performance Evaluation of CMOS-integrated Memristor-driven Flip-flop Circuits
by: Tiwari, Paras, et al.
Published: (2026)