Image de couverture de livre

Realizing Hardware-Optimized General Tree-Based Data Structures for Heterogeneous System Classes

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Biebert, Daniel, Hakert, Christian, Chen, Jian-Jia
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
par: Hakert, Christian, et autres
Publié: (2025)

Cohet: A CXL-Driven Coherent Heterogeneous Computing Framework with Hardware-Calibrated Full-System Simulation
par: Wang, Yanjing, et autres
Publié: (2025)

Hardware-based Heterogeneous Memory Management for Large Language Model Inference
par: Hwang, Soojin, et autres
Publié: (2025)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
par: Huang, Wei-Hsing, et autres
Publié: (2025)

Development of an Energy-Efficient and Real-Time Data Movement Strategy for Next-Generation Heterogeneous Mixed-Criticality Systems
par: Benz, Thomas
Publié: (2026)

Hardware Generation and Exploration of Lookup Table-Based Accelerators for 1.58-bit LLM Inference
par: Geens, Robin, et autres
Publié: (2026)

Gaze into the Pattern: Characterizing Spatial Patterns with Internal Temporal Correlations for Hardware Prefetching
par: Chen, Zixiao, et autres
Publié: (2024)

Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
par: Huo, Juncheng, et autres
Publié: (2025)

Aquas: Enhancing Domain Specialization through Holistic Hardware-Software Co-Optimization based on MLIR
par: Zou, Yuyang, et autres
Publié: (2025)

To Overlay or to Customize? Revisiting Architectural Choices in Heterogeneous Systems
par: Chen, Xingzhen, et autres
Publié: (2026)

HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
par: Zhang, Yipu, et autres
Publié: (2025)

Cocco: Hardware-Mapping Co-Exploration towards Memory Capacity-Communication Optimization
par: Tan, Zhanhong, et autres
Publié: (2024)

StruM: Structured Mixed Precision for Efficient Deep Learning Hardware Codesign
par: Wu, Michael, et autres
Publié: (2025)

Spec2RTL-Agent: Automated Hardware Code Generation from Complex Specifications Using LLM Agent Systems
par: Yu, Zhongzhi, et autres
Publié: (2025)

Modeling and Simulating Emerging Memory Technologies: A Tutorial
par: Chen, Yun-Chih, et autres
Publié: (2025)

CHAOS: Controlled Hardware fAult injectOr System for gem5
par: Vinciguerra, Elio, et autres
Publié: (2026)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
par: Ding, Hong, et autres
Publié: (2025)

MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules
par: Raj, Ritik, et autres
Publié: (2025)

COmPOSER: Circuit Optimization of mm-wave/RF circuits with Performance-Oriented Synthesis for Efficient Realizations
par: Ghosh, Subhadip, et autres
Publié: (2026)

HLStrans: Dataset for C-to-HLS Hardware Code Synthesis
par: Zou, Qingyun, et autres
Publié: (2025)

GenDRAM:Hardware-Software Co-Design of General Platform in DRAM
par: Lu, Tsung-Han, et autres
Publié: (2026)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
par: Tsai, Pei-Huan, et autres
Publié: (2026)

SD-Acc: Accelerating Stable Diffusion through Phase-aware Sampling and Hardware Co-Optimizations
par: Wang, Zhican, et autres
Publié: (2025)

Hardware-Aware Neural Network Compilation with Learned Optimization: A RISC-V Accelerator Approach
par: Ganti, Ravindra, et autres
Publié: (2025)

Sustainable Hardware Specialization
par: Dangi, Pranav, et autres
Publié: (2024)

Hardware Acceleration of Kolmogorov-Arnold Network (KAN) for Lightweight Edge Inference
par: Huang, Wei-Hsing, et autres
Publié: (2024)

A Power-Efficient Hardware Implementation of L-Mul
par: Chen, Ruiqi, et autres
Publié: (2024)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
par: Zhang, Haoyang, et autres
Publié: (2025)

A Fully Pipelined FIFO Based Polynomial Multiplication Hardware Architecture Based On Number Theoretic Transform
par: Heidarpur, Moslem, et autres
Publié: (2025)

DiffAxE: Diffusion-driven Hardware Accelerator Generation and Design Space Exploration
par: Ghosh, Arkapravo, et autres
Publié: (2025)

HYPERHEURIST: A Simulated Annealing-Based Control Framework for LLM-Driven Code Generation in Optimized Hardware Design
par: Ahir, Shiva, et autres
Publié: (2026)

SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware
par: Dhakad, Narendra Singh, et autres
Publié: (2026)

CogSys: Efficient and Scalable Neurosymbolic Cognition System via Algorithm-Hardware Co-Design
par: Wan, Zishen, et autres
Publié: (2025)

A Novel FPGA-based CNN Hardware Accelerator: Optimization for Convolutional Layers using Karatsuba Ofman Multiplier
par: Sarkar, Amit
Publié: (2024)

AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
par: Hu, Guangyu, et autres
Publié: (2026)

Mixed Structural Choice Operator: Enhancing Technology Mapping with Heterogeneous Representations
par: Hu, Zhang, et autres
Publié: (2025)

Wit-HW: Bug Localization in Hardware Design Code via Witness Test Case Generation
par: Ma, Ruiyang, et autres
Publié: (2025)

AssertLLM: Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
par: Yan, Zhiyuan, et autres
Publié: (2024)

Hardware Efficient Accelerator for Spiking Transformer With Reconfigurable Parallel Time Step Computing
par: Chen, Bo-Yu, et autres
Publié: (2025)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
par: Ho, Chia-Tung, et autres
Publié: (2025)