Image de couverture de livre

Latch Based Design for Fast Voltage Droop Response

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Srinivas, Shreyas, Jones, Ian W, Panic, Goran, Lenzen, Christoph
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Codes for Metastability-Containing Addition
par: Bund, Johannes, et autres
Publié: (2026)

Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based Computing Platforms
par: Galimberti, Andrea, et autres
Publié: (2024)

Improving Chip Design Enablement for Universities in Europe -- A Position Paper
par: Krupp, Lukas, et autres
Publié: (2025)

SRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results
par: Torrens, Gabriel, et autres
Publié: (2024)

Rhea: a Framework for Fast Design and Validation of RTL Cache-Coherent Memory Subsystems
par: Zoni, Davide, et autres
Publié: (2025)

FastCaps: A Design Methodology for Accelerating Capsule Network on Field Programmable Gate Arrays
par: Rahoof, Abdul, et autres
Publié: (2025)

Aging Aware Adaptive Voltage Scaling for Reliable and Efficient AI Accelerators
par: Xie, Tong, et autres
Publié: (2026)

Variability-Aware Noise-Induced Dynamic Instability of Ultra-Low-Voltage SRAM Bitcells
par: Van Brandt, Léopold, et autres
Publié: (2024)

VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
par: Ahmed, Akram Ben, et autres
Publié: (2026)

RecFlash: Fast Recommendation System on In-Storage Computing with Frequency-Based Data Mapping
par: Baik, Jangho, et autres
Publié: (2026)

AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors
par: Purayil, Navaneeth Kunhi, et autres
Publié: (2025)

Design and Implementation of BNN-Based Object Detection on FPGA
par: Zhao, Xuyu, et autres
Publié: (2026)

RED: Energy Optimization Framework for eDRAM-based PIM with Reconfigurable Voltage Swing and Retention-aware Scheduling
par: Kim, Jae-Young, et autres
Publié: (2025)

A Quality-Aware Voltage Overscaling Framework to Improve the Energy Efficiency and Lifetime of TPUs based on Statistical Error Modeling
par: Senobari, Alireza, et autres
Publié: (2024)

Fast-OverlaPIM: A Fast Overlap-driven Mapping Framework for Processing In-Memory Neural Network Acceleration
par: Wang, Xuan, et autres
Publié: (2024)

From Characterization to Microarchitecture: Designing an Elegant and Reliable BFP-Based NPU
par: Zhang, Jie, et autres
Publié: (2026)

DSLUT: An Asymmetric LUT and its Automatic Design Flow Based on Practical Functions
par: Yang, Moucheng, et autres
Publié: (2025)

FastFlow in FPGA Stacks of Data Centers
par: Paul, Rourab, et autres
Publié: (2024)

Fast Cross-Operator Optimization of Attention Dataflow
par: Chang, Haodong, et autres
Publié: (2026)

A 0.03${mm}^2$ 100-250MHz Charge-Pump or Amplifier-Less Integrating Sub-Sampling PLL for Ultra-low Power Communication and Computing
par: Ray, Yudhajit, et autres
Publié: (2024)

Real Time FPGA Based Transformers & VLMs for Vision Tasks: SOTA Designs and Optimizations
par: Sali, Safa Mohammed, et autres
Publié: (2025)

Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design
par: Ho, Chia-Tung, et autres
Publié: (2025)

A Prototype-Based Framework to Design Scalable Heterogeneous SoCs with Fine-Grained DFS
par: Montanaro, Gabriele, et autres
Publié: (2024)

ARMOR: Robust and Efficient CNN-Based SAR ATR through Model-Hardware Co-Design
par: Wickramasinghe, Sachini, et autres
Publié: (2026)

Fast Generation of Custom Floating-Point Spatial Filters on FPGAs
par: Campos, Nelson, et autres
Publié: (2024)

FuseMax: Leveraging Extended Einsums to Optimize Attention Accelerator Design
par: Nayak, Nandeeka, et autres
Publié: (2024)

OpenEarable ExG: Open-Source Hardware for Ear-Based Biopotential Sensing Applications
par: Lepold, Philipp, et autres
Publié: (2024)

Fast Parameter Optimization of Delayed Feedback Reservoir with Backpropagation and Gradient Descent
par: Ikeda, Sosei, et autres
Publié: (2025)

Real Time FPGA Based CNNs for Detection, Classification, and Tracking in Autonomous Systems: State of the Art Designs and Optimizations
par: Sali, Safa Mohammed, et autres
Publié: (2025)

Fast and Fusiest: An Optimal Fusion-Aware Mapper for Accelerator Design
par: Andrulis, Tanner, et autres
Publié: (2026)

Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
par: Schey, Thorben, et autres
Publié: (2025)

Fast Graph Vector Search via Hardware Acceleration and Delayed-Synchronization Traversal
par: Jiang, Wenqi, et autres
Publié: (2024)

EnergAIzer: Fast and Accurate GPU Power Estimation Framework for AI Workloads
par: Lee, Kyungmi, et autres
Publié: (2026)

Fast Bipartitioned Hybrid Adder Utilizing Carry Select and Carry Lookahead Logic
par: Balasubramanian, Padmanabhan, et autres
Publié: (2024)

CiMLoop: A Flexible, Accurate, and Fast Compute-In-Memory Modeling Tool
par: Andrulis, Tanner, et autres
Publié: (2024)

MemExplorer: Navigating the Heterogeneous Memory Design Space for Agentic Inference NPUs
par: Wu, Haoran, et autres
Publié: (2026)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
par: Ding, Hong, et autres
Publié: (2025)

AiEDA: Agentic AI Design Framework for Digital ASIC System Design
par: Patra, Aditya, et autres
Publié: (2024)

PIM-malloc: A Fast and Scalable Dynamic Memory Allocator for Processing-In-Memory (PIM) Architectures
par: Lee, Dongjae, et autres
Publié: (2025)

vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
par: Zelioli, Enrico, et autres
Publié: (2024)