Copertina

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zhao, Zhuorui, Qiu, Ruidi, Lin, Ing-Chao, Zhang, Grace Li, Li, Bing, Schlichtmann, Ulf
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Programming Languages
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

VFocus: Better Verilog Generation from Large Language Model via Focused Reasoning
di: Zhao, Zhuorui, et al.
Pubblicazione: (2025)

Classification-Based Automatic HDL Code Generation Using LLMs
di: Sun, Wenhao, et al.
Pubblicazione: (2024)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
di: Niu, Juxin, et al.
Pubblicazione: (2025)

OptINC: Optical In-Network-Computing for Scalable Distributed Learning
di: Fei, Sijie, et al.
Pubblicazione: (2026)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
di: Yang, Yiyao, et al.
Pubblicazione: (2025)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
di: Zhu, Yaoyu, et al.
Pubblicazione: (2025)

VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts
di: Zhao, Jiayu, et al.
Pubblicazione: (2025)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
di: Zhang, Yang, et al.
Pubblicazione: (2025)

ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning
di: Chen, Zhirong, et al.
Pubblicazione: (2025)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
di: Guo, Ping, et al.
Pubblicazione: (2025)

Memory Is All You Need: An Overview of Compute-in-Memory Architectures for Accelerating Large Language Model Inference
di: Wolters, Christopher, et al.
Pubblicazione: (2024)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
di: Gao, Mingzhe, et al.
Pubblicazione: (2024)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
di: Yang, Guang, et al.
Pubblicazione: (2025)

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
di: Hong, Charles, et al.
Pubblicazione: (2025)

Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning
di: Wang, Ning, et al.
Pubblicazione: (2024)

EncodingNet: A Novel Encoding-based MAC Design for Efficient Neural Network Acceleration
di: Liu, Bo, et al.
Pubblicazione: (2024)

AutoVeriFix: Automatically Correcting Errors and Enhancing Functional Correctness in LLM-Generated Verilog Code
di: Tan, Yan, et al.
Pubblicazione: (2025)

VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation
di: Wang, Yiting, et al.
Pubblicazione: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
di: Thorat, Kiran, et al.
Pubblicazione: (2025)

Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2024)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
di: Tan, Yan, et al.
Pubblicazione: (2026)

Exploring the Agentic Frontier of Verilog Code Generation
di: Yubeaton, Patrick, et al.
Pubblicazione: (2026)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
di: Roy, Prithwish Basu, et al.
Pubblicazione: (2025)

QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
di: Huang, Lei, et al.
Pubblicazione: (2025)

ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model
di: Qin, Haiyan, et al.
Pubblicazione: (2025)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
di: Xu, Kangwei, et al.
Pubblicazione: (2025)

LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models
di: Fang, Zhigang, et al.
Pubblicazione: (2025)

HDLFORGE: A Two-Stage Multi-Agent Framework for Efficient Verilog Code Generation with Adaptive Model Escalation
di: Abdollahi, Armin, et al.
Pubblicazione: (2026)

VFlow: Discovering Optimal Agentic Workflows for Verilog Generation
di: Wei, Yangbo, et al.
Pubblicazione: (2025)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
di: Zhang, Yongan, et al.
Pubblicazione: (2024)

PrefixGPT: Prefix Adder Optimization by a Generative Pre-trained Transformer
di: Ding, Ruogu, et al.
Pubblicazione: (2025)

SimulatorCoder: DNN Accelerator Simulator Code Generation and Optimization via Large Language Models
di: Xia, Yuhuan, et al.
Pubblicazione: (2026)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

GENIE-ASI: Generative Instruction and Executable Code for Analog Subcircuit Identification
di: Pham, Phuoc, et al.
Pubblicazione: (2025)

HEC: Equivalence Verification Checking for Code Transformation via Equality Saturation
di: Yin, Jiaqi, et al.
Pubblicazione: (2025)

Location is Key: Leveraging Large Language Model for Functional Bug Localization in Verilog
di: Yao, Bingkun, et al.
Pubblicazione: (2024)

VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric
di: Nadimi, Bardia, et al.
Pubblicazione: (2025)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
di: Jin, Pengwei, et al.
Pubblicazione: (2025)

AssertFix: Empowering Automated Assertion Fix via Large Language Models
di: Lyu, Hongqin, et al.
Pubblicazione: (2025)