Copertina

Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autore principale:	Los, Denis
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Wildcat: Educational RISC-V Microprocessors
di: Schoeberl, Martin
Pubblicazione: (2025)

Web-Based Simulator of Superscalar RISC-V Processors
di: Jaros, Jiri, et al.
Pubblicazione: (2024)

Using a Performance Model to Implement a Superscalar CVA6
di: Allart, Côme, et al.
Pubblicazione: (2024)

Register Dispersion: Reducing the Footprint of the Vector Register File in Vector Engines of Low-Cost RISC-V CPUs
di: Titopoulos, Vasileios, et al.
Pubblicazione: (2025)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
di: Galimberti, Andrea, et al.
Pubblicazione: (2024)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
di: Tedeschi, Riccardo, et al.
Pubblicazione: (2025)

Targeted Wearout Attacks in Microprocessor Cores
di: Mashburn, Joshua, et al.
Pubblicazione: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
di: Cheng, Shuyao, et al.
Pubblicazione: (2025)

A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
di: Chaidos, Panagiotis, et al.
Pubblicazione: (2025)

MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors
di: Jiang, Zhe, et al.
Pubblicazione: (2025)

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
di: Fu, Zexin, et al.
Pubblicazione: (2025)

$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
di: Hakert, Christian, et al.
Pubblicazione: (2025)

OneDSE: A Unified Microprocessor Metric Prediction and Design Space Exploration Framework
di: Raj, Ritik, et al.
Pubblicazione: (2025)

FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores
di: Jiang, Zhe, et al.
Pubblicazione: (2025)

ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
di: Narkthong, Nuntipat, et al.
Pubblicazione: (2025)

Switchable Single/Dual Edge Registers for Pipeline Architecture
di: Singh, Suyash Vardhan, et al.
Pubblicazione: (2024)

Fletch: File-System Metadata Caching in Programmable Switches
di: Liu, Qingxiu, et al.
Pubblicazione: (2025)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
di: Lai, Yu-Hong, et al.
Pubblicazione: (2025)

Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis
di: Swaroopa, Sneha, et al.
Pubblicazione: (2024)

Register Aggregation for Hardware Decompilation
di: Rao, Varun, et al.
Pubblicazione: (2024)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
di: Dhakad, Narendra Singh, et al.
Pubblicazione: (2024)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
di: Dupuis, Nicolas, et al.
Pubblicazione: (2025)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
di: Scheffler, Paul, et al.
Pubblicazione: (2024)

Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
di: Baidya, Paresh, et al.
Pubblicazione: (2025)

APACHE: A Processing-Near-Memory Architecture for Multi-Scheme Fully Homomorphic Encryption
di: Ding, Lin, et al.
Pubblicazione: (2024)

Quantum Register Machine: Efficient Implementation of Quantum Recursive Programs
di: Zhang, Zhicheng, et al.
Pubblicazione: (2024)

RARO: Reliability-aware Conversion with Enhanced Read Performance for QLC SSDs
di: Wang, Yanyun, et al.
Pubblicazione: (2025)

Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation
di: Cheshmikhani, Elham, et al.
Pubblicazione: (2026)

WideSA: A High Array Utilization Mapping Scheme for Uniform Recurrences on the Versal ACAP Architecture
di: Dai, Tuo, et al.
Pubblicazione: (2024)

Laser Fault Injection Attacks against Radiation Tolerant TMR Registers
di: Petryk, Dmytro, et al.
Pubblicazione: (2024)

CuLD: Current-Limiting Differential Reading Circuit for Current-Based Compute-in-Memory
di: Uenohara, Seiji, et al.
Pubblicazione: (2025)

RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write
di: Guo, Yan-Cheng, et al.
Pubblicazione: (2026)

The Tiny Median Filter: A Small Size, Flexible Arbitrary Percentile Finder Scheme Suitable for FPGA Implementation
di: Wu, Jinyuan
Pubblicazione: (2024)

Limited Read-Write/Set Hardware Transactional Memory without modifying the ISA or the Coherence Protocol
di: Kafousis, Konstantinos
Pubblicazione: (2025)

Count2Multiply: Reliable In-Memory High-Radix Counting
di: de Lima, João Paulo Cardoso, et al.
Pubblicazione: (2024)

TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

A Dynamic Allocation Scheme for Adaptive Shared-Memory Mapping on Kilo-core RV Clusters for Attention-Based Model Deployment
di: Wang, Bowen, et al.
Pubblicazione: (2025)

Bit Transition Reduction by Data Transmission Ordering in NoC-based DNN Accelerator
di: Chen, Yizhi, et al.
Pubblicazione: (2025)

SWAPPER: Dynamic Operand Swapping in Non-commutative Approximate Circuits for Online Error Reduction
di: Traiola, Marcello, et al.
Pubblicazione: (2025)

STRAW: A Stress-Aware WL-Based Read Reclaim Technique for High-Density NAND Flash-Based SSDs
di: Chun, Myoungjun, et al.
Pubblicazione: (2025)