:: Library Catalog

Cover Image

Saved in:

Bibliographic Details
Main Author:	Los, Denis
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	https://arxiv.org/abs/2502.00147
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Wildcat: Educational RISC-V Microprocessors
by: Schoeberl, Martin
Published: (2025)

Web-Based Simulator of Superscalar RISC-V Processors
by: Jaros, Jiri, et al.
Published: (2024)

Using a Performance Model to Implement a Superscalar CVA6
by: Allart, Côme, et al.
Published: (2024)

Register Dispersion: Reducing the Footprint of the Vector Register File in Vector Engines of Low-Cost RISC-V CPUs
by: Titopoulos, Vasileios, et al.
Published: (2025)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
by: Galimberti, Andrea, et al.
Published: (2024)

Targeted Wearout Attacks in Microprocessor Cores
by: Mashburn, Joshua, et al.
Published: (2025)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
by: Tedeschi, Riccardo, et al.
Published: (2025)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
by: Cheng, Shuyao, et al.
Published: (2025)

A Bespoke Design Approach to Low-Power Printed Microprocessors for Machine Learning Applications
by: Chaidos, Panagiotis, et al.
Published: (2025)

$R^4$: A Racetrack Register File with Runtime Software Reconfiguration
by: Hakert, Christian, et al.
Published: (2025)

MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors
by: Jiang, Zhe, et al.
Published: (2025)

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
by: Fu, Zexin, et al.
Published: (2025)

OneDSE: A Unified Microprocessor Metric Prediction and Design Space Exploration Framework
by: Raj, Ritik, et al.
Published: (2025)

FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores
by: Jiang, Zhe, et al.
Published: (2025)

ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
by: Narkthong, Nuntipat, et al.
Published: (2025)

Switchable Single/Dual Edge Registers for Pipeline Architecture
by: Singh, Suyash Vardhan, et al.
Published: (2024)

Fletch: File-System Metadata Caching in Programmable Switches
by: Liu, Qingxiu, et al.
Published: (2025)

ReCross: Efficient Embedding Reduction Scheme for In-Memory Computing using ReRAM-Based Crossbar
by: Lai, Yu-Hong, et al.
Published: (2025)

Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
by: Dupuis, Nicolas, et al.
Published: (2025)

Register Aggregation for Hardware Decompilation
by: Rao, Varun, et al.
Published: (2024)

Evaluating Large Language Models for Automatic Register Transfer Logic Generation via High-Level Synthesis
by: Swaroopa, Sneha, et al.
Published: (2024)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
by: Scheffler, Paul, et al.
Published: (2024)

Error Detection Schemes for Barrett Reduction of CT-BU on FPGA in Post Quantum Cryptography
by: Baidya, Paresh, et al.
Published: (2025)

Quantum Register Machine: Efficient Implementation of Quantum Recursive Programs
by: Zhang, Zhicheng, et al.
Published: (2024)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
by: Dhakad, Narendra Singh, et al.
Published: (2024)

Laser Fault Injection Attacks against Radiation Tolerant TMR Registers
by: Petryk, Dmytro, et al.
Published: (2024)

APACHE: A Processing-Near-Memory Architecture for Multi-Scheme Fully Homomorphic Encryption
by: Ding, Lin, et al.
Published: (2024)

RARO: Reliability-aware Conversion with Enhanced Read Performance for QLC SSDs
by: Wang, Yanyun, et al.
Published: (2025)

Count2Multiply: Reliable In-Memory High-Radix Counting
by: de Lima, João Paulo Cardoso, et al.
Published: (2024)

Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation
by: Cheshmikhani, Elham, et al.
Published: (2026)

WideSA: A High Array Utilization Mapping Scheme for Uniform Recurrences on the Versal ACAP Architecture
by: Dai, Tuo, et al.
Published: (2024)

CuLD: Current-Limiting Differential Reading Circuit for Current-Based Compute-in-Memory
by: Uenohara, Seiji, et al.
Published: (2025)

RCW-CIM: A Digital CIM-based LLM Accelerator with Read-Compute/Write
by: Guo, Yan-Cheng, et al.
Published: (2026)

The Tiny Median Filter: A Small Size, Flexible Arbitrary Percentile Finder Scheme Suitable for FPGA Implementation
by: Wu, Jinyuan
Published: (2024)

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm
by: Giorgi, Roberto
Published: (2025)

3RSeT: Read Disturbance Rate Reduction in STT-MRAM Caches by Selective Tag Comparison
by: Cheshmikhani, Elham, et al.
Published: (2025)

Limited Read-Write/Set Hardware Transactional Memory without modifying the ISA or the Coherence Protocol
by: Kafousis, Konstantinos
Published: (2025)

An Efficient Multicast Addressing Encoding Scheme for Multi-Core Neuromorphic Processors
by: Su, Zhe, et al.
Published: (2024)

A Dynamic Allocation Scheme for Adaptive Shared-Memory Mapping on Kilo-core RV Clusters for Attention-Based Model Deployment
by: Wang, Bowen, et al.
Published: (2025)

Automated Formal Verification of a Highly-Configurable Register Generator
by: Zhang, Shuhang, et al.
Published: (2024)