Copertina

Theoretical complexity analysis of many-cores on a single chip

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autore principale:	Ginosar, Ran
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Time Reversal for Near-Field Communications on Multi-chip Wireless Networks
di: Rodríguez-Galán, Fátima, et al.
Pubblicazione: (2024)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
di: Rogenmoser, Michael, et al.
Pubblicazione: (2025)

EMSpice 3: Full-chip Temperature-Aware Multiphysics Electromigration and IR-Drop Analysis
di: Lu, Haotian, et al.
Pubblicazione: (2026)

The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
di: Ilmberger, Joscha, et al.
Pubblicazione: (2025)

Axon: A novel systolic array architecture for improved run time and energy efficient GeMM and Conv operation with on-chip im2col
di: Nayan, Md Mizanur Rahaman, et al.
Pubblicazione: (2025)

A Fully Pipelined FIFO Based Polynomial Multiplication Hardware Architecture Based On Number Theoretic Transform
di: Heidarpur, Moslem, et al.
Pubblicazione: (2025)

Theoretical Analysis of the Efficient-Memory Matrix Storage Method for Quantum Emulation Accelerators with Gate Fusion on FPGAs
di: Le, Tran Xuan Hieu, et al.
Pubblicazione: (2024)

From Characterization to Microarchitecture: Designing an Elegant and Reliable BFP-Based NPU
di: Zhang, Jie, et al.
Pubblicazione: (2026)

Strix: Re-thinking NPU Reliability from a System Perspective
di: Guan, Jiapeng, et al.
Pubblicazione: (2026)

Micrometer-scale displacement and thickness sensing using a single terahertz resonant-tunneling diode
di: Yi, Li, et al.
Pubblicazione: (2026)

TENET: An Efficient Sparsity-Aware LUT-Centric Architecture for Ternary LLM Inference On Edge
di: Huang, Zhirui, et al.
Pubblicazione: (2025)

Darwin3: A large-scale neuromorphic chip with a Novel ISA and On-Chip Learning
di: Ma, De, et al.
Pubblicazione: (2023)

MACO: Exploring GEMM Acceleration on a Loosely-Coupled Multi-core Processor
di: Sui, Bingcai, et al.
Pubblicazione: (2024)

NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
di: Zhou, Zhe, et al.
Pubblicazione: (2024)

MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
di: You, Dean, et al.
Pubblicazione: (2025)

Analyzing Modern NVIDIA GPU cores
di: Huerta, Rodrigo, et al.
Pubblicazione: (2025)

Human-AI Interaction: Evaluating LLM Reasoning on Digital Logic Circuit included Graph Problems, in terms of creativity in design and analysis
di: Thota, Yogeswar Reddy, et al.
Pubblicazione: (2026)

OffRAC: Offloading Through Remote Accelerator Calls
di: Yang, Ziyi, et al.
Pubblicazione: (2025)

Enhancing software-hardware co-design for HEP by low-overhead profiling of single- and multi-threaded programs on diverse architectures with Adaptyst
di: Graczyk, Maksymilian, et al.
Pubblicazione: (2025)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
di: Bertaccini, Luca, et al.
Pubblicazione: (2022)

Soft GPGPU versus IP cores: Quantifying and Reducing the Performance Gap
di: Langhammer, Martin, et al.
Pubblicazione: (2024)

NTTSuite: Number Theoretic Transform Benchmarks for Accelerating Encrypted Computation
di: Ding, Juran, et al.
Pubblicazione: (2024)

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators
di: Colagrande, Luca, et al.
Pubblicazione: (2025)

HF-NTT: Hazard-Free Dataflow Accelerator for Number Theoretic Transform
di: Meng, Xiangchen, et al.
Pubblicazione: (2024)

Acore-CIM: build accurate and reliable mixed-signal CIM cores with RISC-V controlled self-calibration
di: Numan, Omar, et al.
Pubblicazione: (2025)

A Dynamic Allocation Scheme for Adaptive Shared-Memory Mapping on Kilo-core RV Clusters for Attention-Based Model Deployment
di: Wang, Bowen, et al.
Pubblicazione: (2025)

ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
di: Ottaviano, Alessandro, et al.
Pubblicazione: (2024)

Probabilistic approximate optimization using single-photon avalanche diode arrays
di: Alswaidan, Ziyad, et al.
Pubblicazione: (2026)

Ultrafast On-chip Online Learning via Spline Locality in Kolmogorov-Arnold Networks
di: Hoang, Duc, et al.
Pubblicazione: (2026)

Using a Performance Model to Implement a Superscalar CVA6
di: Allart, Côme, et al.
Pubblicazione: (2024)

Optimization of a Line Detection Algorithm for Autonomous Vehicles on a RISC-V with Accelerator
di: Belda, María José, et al.
Pubblicazione: (2024)

Hypervisor Extension for a RISC-V Processor
di: Gauchola, Jaume, et al.
Pubblicazione: (2024)

Design of a GPU with Heterogeneous Cores for Graphics
di: Tomás, Aurora, et al.
Pubblicazione: (2026)

DDC: A Vision for a Disaggregated Datacenter
di: Ewais, Mohammad, et al.
Pubblicazione: (2024)

smallNet: Implementation of a convolutional layer in tiny FPGAs
di: Bascuñán, Fernanda Zapata, et al.
Pubblicazione: (2025)

Energy-Efficient Hardware Acceleration of Whisper ASR on a CGLA
di: Ando, Takuto, et al.
Pubblicazione: (2025)

Further Evaluations of a Didactic CPU Visual Simulator (CPUVSIM)
di: Cortinovis, Renato, et al.
Pubblicazione: (2024)

Implementation and Evaluation of Stable Diffusion on a General-Purpose CGLA Accelerator
di: Ando, Takuto, et al.
Pubblicazione: (2025)

RISC-V processor enhanced with a dynamic micro-decoder unit
di: Pottier, Juliette, et al.
Pubblicazione: (2024)

Branch Prediction in Hardcaml for a RISC-V 32im CPU
di: Saveau, Alex
Pubblicazione: (2023)