Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Taka, Endri, Huang, Ning-Chi, Chang, Chi-Chih, Wu, Kai-Chiang, Arora, Aman, Marculescu, Diana
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2502.03763