Image de couverture de livre

Systolic Sparse Tensor Slices: FPGA Building Blocks for Sparse and Dense AI Acceleration

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Taka, Endri, Huang, Ning-Chi, Chang, Chi-Chih, Wu, Kai-Chiang, Arora, Aman, Marculescu, Diana
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Efficient Approaches for GEMM Acceleration on Leading AI-Optimized FPGAs
par: Taka, Endri, et autres
Publié: (2024)

GAMA: High-Performance GEMM Acceleration on AMD Versal ML-Optimized AI Engines
par: Mhatre, Kaustubh, et autres
Publié: (2025)

Striking the Balance: GEMM Performance Optimization Across Generations of Ryzen AI NPUs
par: Taka, Endri, et autres
Publié: (2025)

Error Checking for Sparse Systolic Tensor Arrays
par: Peltekis, Christodoulos, et autres
Publié: (2024)

Systolic Array Acceleration of Diagonal-Optimized Sparse-Sparse Matrix Multiplication for Efficient Quantum Simulation
par: Su, Yuchao, et autres
Publié: (2025)

Periodic Online Testing for Sparse Systolic Tensor Arrays
par: Peltekis, Christodoulos, et autres
Publié: (2025)

A Tensor-Train Decomposition based Compression of LLMs on Group Vector Systolic Accelerator
par: Huang, Sixiao, et autres
Publié: (2025)

Sparse-on-Dense: Area and Energy-Efficient Computing of Sparse Neural Networks on Dense Matrix Multiplication Accelerators
par: Yoon, Hyunsung, et autres
Publié: (2026)

SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
par: Parthasarathy, Rishab
Publié: (2025)

FAST-Prefill: FPGA Accelerated Sparse Attention for Long Context LLM Prefill
par: Jayanth, Rakshith, et autres
Publié: (2026)

FlexiSAGA: A Flexible Systolic Array GEMM Accelerator for Sparse and Dense Processing
par: Müller, Mika Markus, et autres
Publié: (2025)

SparseDPD: A Sparse Neural Network-based Digital Predistortion FPGA Accelerator for RF Power Amplifier Linearization
par: Versluis, Manno, et autres
Publié: (2025)

Tailors: Accelerating Sparse Tensor Algebra by Overbooking Buffer Capacity
par: Xue, Zi Yu, et autres
Publié: (2023)

GreenFPGA: Evaluating FPGAs as Environmentally Sustainable Computing Solutions
par: Sudarshan, Chetan Choppali, et autres
Publié: (2023)

A Low-Power Sparse Deep Learning Accelerator with Optimized Data Reuse
par: Hsu, Kai-Chieh, et autres
Publié: (2025)

TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators
par: Nayak, Nandeeka, et autres
Publié: (2023)

Efficient In-Memory Acceleration of Sparse Block Diagonal LLMs
par: de Lima, João Paulo Cardoso, et autres
Publié: (2025)

Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines
par: Li, Jindong, et autres
Publié: (2024)

Accelerating Sparse Graph Neural Networks with Tensor Core Optimization
par: Wu, Ka Wai
Publié: (2024)

FLAASH: Flexible Accelerator Architecture for Sparse High-Order Tensor Contraction
par: Kulp, Gabriel, et autres
Publié: (2024)

Sparse MTTKRP Acceleration for Tensor Decomposition on GPU
par: Wijeratne, Sasindu, et autres
Publié: (2024)

FPGA Co-Design for Efficient N:M Sparse and Quantized Model Inference
par: Hsieh, Fen-Yu, et autres
Publié: (2025)

A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
par: Yunusoglu, Aybars, et autres
Publié: (2026)

A Composable Dynamic Sparse Dataflow Architecture for Efficient Event-based Vision Processing on FPGA
par: Gao, Yizhao, et autres
Publié: (2024)

An Efficient Sparse Hardware Accelerator for Spike-Driven Transformer
par: Li, Zhengke, et autres
Publié: (2025)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2025)

Holistic Optimization Framework for FPGA Accelerators
par: Pouget, Stéphane, et autres
Publié: (2025)

Scalable Connectivity for Ising Machines: Dense to Sparse
par: Sajeeb, M Mahmudul Hasan, et autres
Publié: (2025)

EdgeLLM: A Highly Efficient CPU-FPGA Heterogeneous Edge Accelerator for Large Language Models
par: Huang, Mingqiang, et autres
Publié: (2024)

FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI
par: Ding, Hong, et autres
Publié: (2025)

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
par: Leon, Vasileios, et autres
Publié: (2025)

Accelerating CRONet on AMD Versal AIE-ML Engines
par: Mhatre, Kaustubh, et autres
Publié: (2026)

Field-Programmable Gate Array Architecture for Deep Learning: Survey & Future Directions
par: Boutros, Andrew, et autres
Publié: (2024)

Understanding Inference-Time Token Allocation and Coverage Limits in Agentic Hardware Verification
par: Patel, Vihaan, et autres
Publié: (2026)

GUST: Graph Edge-Coloring Utilization for Accelerating Sparse Matrix Vector Multiplication
par: Gerami, Armin, et autres
Publié: (2024)

Enabling Unstructured Sparse Acceleration on Structured Sparse Accelerators
par: Jeong, Geonhwa, et autres
Publié: (2024)

Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
par: Shahawy, Mohamed, et autres
Publié: (2025)

Implementation and Analysis of Thermometer Encoding in DWN FPGA Accelerators
par: Mecik, Michael, et autres
Publié: (2025)

CIMR-V: An End-to-End SRAM-based CIM Accelerator with RISC-V for AI Edge Device
par: and, Yan-Cheng Guo, et autres
Publié: (2025)

LogicSparse: Enabling Engine-Free Unstructured Sparsity for Quantised Deep-learning Accelerators
par: Li, Changhong, et autres
Publié: (2025)