Saved in:
Bibliographic Details
Main Author: Wu, Jin-yuan
Format: Preprint
Published: 2025
Subjects:
Online Access:https://arxiv.org/abs/2502.04948
Tags: Add Tag
No Tags, Be the first to tag this record!
_version_ 1866912223541067776
author Wu, Jin-yuan
author_facet Wu, Jin-yuan
contents In TDC testing or timing system implementation tasks, it is often desirable to generate signal pulses with fine adjustable time intervals. In delay cell-based schemes, the time adjustment steps are limited by the propagation delays of the cells, which are typically 15 to 20 picoseconds per step and are sensitive to temperature and operating voltage. In this document, a purely digital scheme based on two vernier clocks with small frequency difference generated using cascaded PLL is reported. The scheme is tested in two families of low-cost FPGA and 0.67 and 0.97 picoseconds adjustable steps of the time intervals are achieved.
format Preprint
id arxiv_https___arxiv_org_abs_2502_04948
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle An Arbitrary Time Interval Generator Base on Vernier Clocks with 0.67 ps Adjustable Steps Implemented in FPGA
Wu, Jin-yuan
Instrumentation and Detectors
In TDC testing or timing system implementation tasks, it is often desirable to generate signal pulses with fine adjustable time intervals. In delay cell-based schemes, the time adjustment steps are limited by the propagation delays of the cells, which are typically 15 to 20 picoseconds per step and are sensitive to temperature and operating voltage. In this document, a purely digital scheme based on two vernier clocks with small frequency difference generated using cascaded PLL is reported. The scheme is tested in two families of low-cost FPGA and 0.67 and 0.97 picoseconds adjustable steps of the time intervals are achieved.
title An Arbitrary Time Interval Generator Base on Vernier Clocks with 0.67 ps Adjustable Steps Implemented in FPGA
topic Instrumentation and Detectors
url https://arxiv.org/abs/2502.04948