Imagen de Portada

New Security Challenges Towards In-Sensor Computing Systems

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Kajol, Mashrafi, Yu, Qiaoyan
Formato:	Preprint
Publicado:	2025
Materias:	Cryptography and Security Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Efficient and Lightweight In-memory Computing Architecture for Hardware Security
por: Ajmi, Hala, et al.
Publicado: (2022)

Secure Software/Hardware Hybrid In-Field Testing for System-on-Chip
por: Mulhem, Saleh, et al.
Publicado: (2024)

Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
por: Raj, Kshitij, et al.
Publicado: (2025)

High-Security Hardware Module with PUF and Hybrid Cryptography for Data Security
por: Amael, Joshua Tito, et al.
Publicado: (2024)

Secure Scattered Memory: Rethinking Secure Enclave Memory with Secret Sharing
por: Geng, Haoran, et al.
Publicado: (2024)

Confidential Computing on Heterogeneous CPU-GPU Systems: Survey and Future Directions
por: Wang, Qifan, et al.
Publicado: (2024)

PA-Boot: A Formally Verified Authentication Protocol for Multiprocessor Secure Boot
por: Zhang, Zhuoruo, et al.
Publicado: (2022)

Supporting Secured Integration of Microarchitectural Defenses
por: Ramkrishnan, Kartik, et al.
Publicado: (2026)

Formal Verification of Secure Encrypted Virtualization
por: Weerasena, Hansika, et al.
Publicado: (2026)

Security Properties for Open-Source Hardware Designs
por: Rogers, Jayden, et al.
Publicado: (2024)

On the Vulnerability of FHE Computation to Silent Data Corruption
por: Mu, Jianan, et al.
Publicado: (2026)

Modern Hardware Security: A Review of Attacks and Countermeasures
por: Mishra, Jyotiprakash, et al.
Publicado: (2025)

REDACTOR: eFPGA Redaction for DNN Accelerator Security
por: Baddour, Yazan, et al.
Publicado: (2025)

GPU in the Blind Spot: Overlooked Security Risks in Transportation
por: Puspa, Sefatun-Noor, et al.
Publicado: (2025)

On the Importance of Reproducibility of Experimental Results Especially in the Domain of Security
por: Petryk, Dmytro, et al.
Publicado: (2024)

CIBPU: A Conflict-Invisible Secure Branch Prediction Unit
por: Zhou, Zhe, et al.
Publicado: (2025)

PoSyn: Secure Power Side-Channel Aware Synthesis
por: Srivastava, Amisha, et al.
Publicado: (2025)

FAME: FPGA Acceleration of Secure Matrix Multiplication with Homomorphic Encryption
por: Xu, Zhihan, et al.
Publicado: (2025)

The Avatar Cache: Enabling On-Demand Security with Morphable Cache Architecture
por: Bhatla, Anubhav, et al.
Publicado: (2026)

MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker
por: Qureshi, Moinuddin, et al.
Publicado: (2024)

Fastrack: Fast IO for Secure ML using GPU TEEs
por: Wang, Yongqin, et al.
Publicado: (2024)

MOAT: Securely Mitigating Rowhammer with Per-Row Activation Counters
por: Qureshi, Moinuddin, et al.
Publicado: (2024)

AMuLeT: Automated Design-Time Testing of Secure Speculation Countermeasures
por: Fu, Bo, et al.
Publicado: (2025)

ShadowBinding: Realizing Effective Microarchitectures for In-Core Secure Speculation Schemes
por: Kvalsvik, Amund Bergland, et al.
Publicado: (2025)

RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
por: Pinto, Sandro, et al.
Publicado: (2024)

SecScale: A Scalable and Secure Trusted Execution Environment for Servers
por: Sunny, Ani, et al.
Publicado: (2024)

Chronus: Understanding and Securing the Cutting-Edge Industry Solutions to DRAM Read Disturbance
por: Canpolat, Oğuzhan, et al.
Publicado: (2025)

"vcd2df" -- Leveraging Data Science Insights for Hardware Security Research
por: Deutschbein, Calvin, et al.
Publicado: (2025)

Understanding the Security Benefits and Overheads of Emerging Industry Solutions to DRAM Read Disturbance
por: Canpolat, Oğuzhan, et al.
Publicado: (2024)

BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
por: Guo, Yitong, et al.
Publicado: (2025)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
por: Mankali, Lakshmi Likhitha, et al.
Publicado: (2024)

SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security
por: Ewert, Christian, et al.
Publicado: (2026)

Secure Authentication in Wireless IoT: Hamming Code Assisted SRAM PUF as Device Fingerprint
por: Lehn, Florian, et al.
Publicado: (2026)

An FPGA-Based Open-Source Hardware-Software Framework for Side-Channel Security Research
por: Zoni, Davide, et al.
Publicado: (2024)

QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL
por: Reimann, Lennart M., et al.
Publicado: (2024)

SCARF: Securing Chips with a Robust Framework against Fabrication-time Hardware Trojans
por: Eslami, Mohammad, et al.
Publicado: (2024)

Translating Common Security Assertions Across Processor Designs: A RISC-V Case Study
por: Imtiaz, Sharjeel, et al.
Publicado: (2025)

NuRedact: Non-Uniform eFPGA Architecture for Low-Overhead and Secure IP Redaction
por: Das, Voktho, et al.
Publicado: (2026)

Designing Secure Interconnects for Modern Microelectronics: From SoCs to Emerging Chiplet-Based Architectures
por: Halder, Dipal
Publicado: (2023)

Understanding the Error Sensitivity of Privacy-Aware Computing
por: Mazzanti, Matías, et al.
Publicado: (2025)