Copertina

MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Que, Zhiqiang, Coutinho, Jose G. F., Guo, Ce, Fan, Hongxiang, Luk, Wayne
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Machine Learning
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

Accelerating MRI Uncertainty Estimation with Mask-based Bayesian Neural Network
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

SPAC: Automating FPGA-based Network Switches with Protocol Adaptive Customization
di: Li, Guoyu, et al.
Pubblicazione: (2026)

LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy Physics
di: Que, Zhiqiang, et al.
Pubblicazione: (2022)

Enthuse: Efficient Adaptable High-throughput Streaming Aggregation Engines
di: Papaphilippou, Philippos, et al.
Pubblicazione: (2024)

Hardware-Aware Neural Dropout Search for Reliable Uncertainty Prediction on FPGA
di: Zhang, Zehuan, et al.
Pubblicazione: (2024)

Algorithm and Hardware Co-Design for Efficient Complex-Valued Uncertainty Estimation
di: Zhang, Zehuan, et al.
Pubblicazione: (2026)

SD-Acc: Accelerating Stable Diffusion through Phase-aware Sampling and Hardware Co-Optimizations
di: Wang, Zhican, et al.
Pubblicazione: (2025)

DeepStack: Scalable and Accurate Design Space Exploration for Distributed 3D-Stacked AI Accelerators
di: Mo, Zhiwen, et al.
Pubblicazione: (2026)

ASPO: Constraint-Aware Bayesian Optimization for FPGA-based Soft Processors
di: Wu, Haoran, et al.
Pubblicazione: (2025)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
di: Yi, Zhiqiang, et al.
Pubblicazione: (2025)

Low-Latency FPGA Control System for Real-Time Neural Network Processing in CCD-Based Trapped-Ion Qubit Measurement
di: Lou, Binglei, et al.
Pubblicazione: (2025)

HGQ-LUT: Fast LUT-Aware Training and Efficient Architectures for DNN Inference
di: Sun, Chang, et al.
Pubblicazione: (2026)

VEDA: Efficient LLM Generation Through Voting-based KV Cache Eviction and Dataflow-flexible Accelerator
di: Wang, Zhican, et al.
Pubblicazione: (2025)

Toward Attention-based TinyML: A Heterogeneous Accelerated Architecture and Automated Deployment Flow
di: Wiese, Philip, et al.
Pubblicazione: (2024)

Co-Design of CNN Accelerators for TinyML using Approximate Matrix Decomposition
di: Morales, José Juan Hernández, et al.
Pubblicazione: (2026)

Polaris: Multi-Fidelity Design Space Exploration of Deep Learning Accelerators
di: Sakhuja, Chirag, et al.
Pubblicazione: (2024)

SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling
di: Wang, Huizheng, et al.
Pubblicazione: (2024)

AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
di: Cheng, Feng, et al.
Pubblicazione: (2025)

Designing Spatial Architectures for Sparse Attention: STAR Accelerator via Cross-Stage Tiling
di: Wang, Huizheng, et al.
Pubblicazione: (2025)

Accelerating CRONet on AMD Versal AIE-ML Engines
di: Mhatre, Kaustubh, et al.
Pubblicazione: (2026)

Cross-Layer Design of Vector-Symbolic Computing: Bridging Cognition and Brain-Inspired Hardware Acceleration
di: Du, Shuting, et al.
Pubblicazione: (2025)

Shift-Left Techniques in Electronic Design Automation: A Survey
di: Wu, Xinyue, et al.
Pubblicazione: (2025)

da4ml: Distributed Arithmetic for Real-time Neural Networks on FPGAs
di: Sun, Chang, et al.
Pubblicazione: (2025)

Leveraging Application-Specific Knowledge for Energy-Efficient Deep Learning Accelerators on Resource-Constrained FPGAs
di: Qian, Chao
Pubblicazione: (2025)

The Quest for Reliable AI Accelerators: Cross-Layer Evaluation and Design Optimization
di: Li, Meng, et al.
Pubblicazione: (2026)

Efficient yet Accurate End-to-End SC Accelerator Design
di: Li, Meng, et al.
Pubblicazione: (2024)

Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
di: Wu, Haoran, et al.
Pubblicazione: (2025)

Exploring FPGA designs for MX and beyond
di: Samson, Ebby, et al.
Pubblicazione: (2024)

From PyTorch to Calyx: An Open-Source Compiler Toolchain for ML Accelerators
di: Xie, Jiahan, et al.
Pubblicazione: (2025)

RACAM: Enhancing DRAM with Reuse-Aware Computation and Automated Mapping for ML Inference
di: Ma, Siyuan, et al.
Pubblicazione: (2025)

Energy Efficient LSTM Accelerators for Embedded FPGAs through Parameterised Architecture Design
di: Qian, Chao, et al.
Pubblicazione: (2026)

JEDI-linear: Fast and Efficient Graph Neural Networks for Jet Tagging on FPGAs
di: Que, Zhiqiang, et al.
Pubblicazione: (2025)

Towards Employing FPGA and ASIP Acceleration to Enable Onboard AI/ML in Space Applications
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

GAMA: High-Performance GEMM Acceleration on AMD Versal ML-Optimized AI Engines
di: Mhatre, Kaustubh, et al.
Pubblicazione: (2025)

Transitive Array: An Efficient GEMM Accelerator with Result Reuse
di: Guo, Cong, et al.
Pubblicazione: (2025)

DiffuSE: Cross-Layer Design Space Exploration of DNN Accelerator via Diffusion-Driven Optimization
di: Ren, Yi, et al.
Pubblicazione: (2025)

SigDLA: A Deep Learning Accelerator Extension for Signal Processing
di: Fu, Fangfa, et al.
Pubblicazione: (2024)

MetaDSE: A Few-shot Meta-learning Framework for Cross-workload CPU Design Space Exploration
di: Xue, Runzhen, et al.
Pubblicazione: (2025)

Systolic Array Data Flows for Efficient Matrix Multiplication in Deep Neural Networks
di: Raja, Tejas
Pubblicazione: (2024)

StreamDCIM: A Tile-based Streaming Digital CIM Accelerator with Mixed-stationary Cross-forwarding Dataflow for Multimodal Transformer
di: Qin, Shantian, et al.
Pubblicazione: (2025)