Cover Image

DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Ardakani, Arash, Kang, Minwoo, He, Kevin, Huang, Qijing, Iyer, Vighnesh, Moon, Suhong, Wawrzynek, John
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Recurrent CircuitSAT Sampling for Sequential Circuits
by: Ardakani, Arash, et al.
Published: (2025)

High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
by: Folmer, Hendrik, et al.
Published: (2025)

DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
by: Hong, Charles, et al.
Published: (2025)

Bi-SamplerZ: A Hardware-Efficient Gaussian Sampler Architecture for Quantum-Resistant Falcon Signatures
by: Zhao, Binke, et al.
Published: (2025)

High-Throughput SAT Sampling
by: Ardakani, Arash, et al.
Published: (2025)

FVEval: Understanding Language Model Capabilities in Formal Verification of Digital Hardware
by: Kang, Minwoo, et al.
Published: (2024)

Symbolic Timing Analysis of Digital Circuits Using Analytic Delay Functions
by: Thaqi, Era, et al.
Published: (2025)

Signal Prediction for Digital Circuits by Sigmoidal Approximations using Neural Networks
by: Salzmann, Josef, et al.
Published: (2024)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
by: Datar, Mandar, et al.
Published: (2024)

OptGM: An Optimized Gate Merging Method to Mitigate NBTI in Digital Circuits
by: Hajisadeghi, Amir M., et al.
Published: (2025)

CuLD: Current-Limiting Differential Reading Circuit for Current-Based Compute-in-Memory
by: Uenohara, Seiji, et al.
Published: (2025)

EdgeReasoning: Characterizing Reasoning LLM Deployment on Edge GPUs
by: Kubwimana, Benjamin, et al.
Published: (2025)

Chip Placement with Diffusion Models
by: Lee, Vint, et al.
Published: (2024)

A Paradigm for Generalized Multi-Level Priority Encoders
by: Phillips, Maxwell, et al.
Published: (2026)

Sequential Printed MLP Circuits for Super TinyML Multi-Sensory Applications
by: Saglam, Gurol, et al.
Published: (2024)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
by: Bhandari, Jitendra, et al.
Published: (2024)

Human-AI Interaction: Evaluating LLM Reasoning on Digital Logic Circuit included Graph Problems, in terms of creativity in design and analysis
by: Thota, Yogeswar Reddy, et al.
Published: (2026)

A Sparsity-Aware Autonomous Path Planning Accelerator with HW/SW Co-Design and Multi-Level Dataflow Optimization
by: Zhang, Yifan, et al.
Published: (2025)

CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
by: Fang, Wenji, et al.
Published: (2025)

High-Level Synthesis using SDF-AP, Template Haskell, QuasiQuotes, and GADTs to Generate Circuits from Hierarchical Input Specification
by: Folmer, Hendrik
Published: (2025)

FADiff: Fusion-Aware Differentiable Optimization for DNN Scheduling on Tensor Accelerators
by: Jia, Shuao, et al.
Published: (2025)

CPPL: A Circuit Prompt Programming Language
by: Yin, Shuo, et al.
Published: (2026)

JugglePAC: A Pipelined Accumulation Circuit
by: Houraniah, Ahmad, et al.
Published: (2023)

SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis
by: Shao, Kunming, et al.
Published: (2024)

Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
by: Qin, Haiyan, et al.
Published: (2025)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
by: Wang, Cong, et al.
Published: (2025)

Membrane: Accelerating Database Analytics with Bank-Level DRAM-PIM Filtering
by: Shekar, Akhil, et al.
Published: (2025)

Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
by: Maji, Supriyo, et al.
Published: (2025)

A Review of SRAM-based Compute-in-Memory Circuits
by: Yoshioka, Kentaro, et al.
Published: (2024)

Accelerating Transistor-Level Simulation of Integrated Circuits via Equivalence of RC Long-Chain Structures
by: Tang, Ruibai, et al.
Published: (2025)

Circuits and Systems for Embodied AI: Exploring uJ Multi-Modal Perception for Nano-UAVs on the Kraken Shield
by: Potocnik, Viviane, et al.
Published: (2024)

High-Resolution, Multi-Channel FPGA-Based Time-to-Digital Converter
by: Jakli, Balazs, et al.
Published: (2024)

Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
by: Duan, Cenlin, et al.
Published: (2025)

Swift: A Multi-FPGA Framework for Scaling Up Accelerated Graph Analytics
by: Jaiyeoba, Oluwole, et al.
Published: (2024)

Designing Approximate Arithmetic Circuits with Combined Error Constraints
by: Češka, Milan, et al.
Published: (2022)

Constant Depth Threshold Circuits For Exhaustive Epistasis Detection
by: Ribeiro, André, et al.
Published: (2026)

NeuroBlend: Towards Low-Power yet Accurate Neural Network-Based Inference Engine Blending Binary and Fixed-Point Convolutions
by: Fayyazi, Arash, et al.
Published: (2023)

A DSP shared is a DSP earned: HLS Task-Level Multi-Pumping for High-Performance Low-Resource Designs
by: Brignone, Giovanni, et al.
Published: (2023)

Soft Error Probability Estimation of Nano-scale Combinational Circuits
by: Jockar, Ali, et al.
Published: (2025)

RTGS: Real-Time 3D Gaussian Splatting SLAM via Multi-Level Redundancy Reduction
by: Li, Leshu, et al.
Published: (2025)