Copertina

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Liu, Yi, Xu, Changran, Zhou, Yunhao, Li, Zeju, Xu, Qiang
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Computation and Language Machine Learning
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

DeepRTL2: A Versatile Model for RTL-Related Tasks
di: Liu, Yi, et al.
Pubblicazione: (2025)

Speculative Decoding for Verilog: Speed and Quality, All in One
di: Xu, Changran, et al.
Pubblicazione: (2025)

Understanding and Mitigating Errors of LLM-Generated RTL Code
di: Zhang, Jiazheng, et al.
Pubblicazione: (2025)

CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair
di: Liu, Mingjie, et al.
Pubblicazione: (2024)

RTL++: Graph-enhanced LLM for RTL Code Generation
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
di: Pinckney, Nathaniel, et al.
Pubblicazione: (2025)

ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
di: Sheth, Arnav, et al.
Pubblicazione: (2025)

DecoRTL: A Run-time Decoding Framework for RTL Code Generation with LLMs
di: Akyash, Mohammad, et al.
Pubblicazione: (2025)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
di: Zhang, Yang, et al.
Pubblicazione: (2025)

Beyond Tokens: Enhancing RTL Quality Estimation via Structural Graph Learning
di: Liu, Yi, et al.
Pubblicazione: (2025)

QiMeng-CodeV-R1: Reasoning-Enhanced Verilog Generation
di: Zhu, Yaoyu, et al.
Pubblicazione: (2025)

QiMeng-CRUX: Narrowing the Gap Between Natural Language and Verilog via Core Refined Understanding eXpression for Circuit Design
di: Huang, Lei, et al.
Pubblicazione: (2025)

VerilogDB: The Largest, Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation
di: Calzada, Paul E., et al.
Pubblicazione: (2025)

AIvril: AI-Driven RTL Generation With Verification In-The-Loop
di: Islam, Mubashir ul, et al.
Pubblicazione: (2024)

HDLxGraph: Bridging Large Language Models and HDL Repositories via HDL Graph Databases
di: Zheng, Pingqing, et al.
Pubblicazione: (2025)

Exploring the Agentic Frontier of Verilog Code Generation
di: Yubeaton, Patrick, et al.
Pubblicazione: (2026)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
di: Jin, Pengwei, et al.
Pubblicazione: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis
di: Wu, Yutong, et al.
Pubblicazione: (2026)

VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation
di: Wang, Yiting, et al.
Pubblicazione: (2025)

ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
di: Deng, Chenhui, et al.
Pubblicazione: (2026)

DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations
di: Khan, Sadaf, et al.
Pubblicazione: (2024)

Unveiling Environmental Impacts of Large Language Model Serving: A Functional Unit View
di: Wu, Yanran, et al.
Pubblicazione: (2025)

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
di: Shi, Zhengyuan, et al.
Pubblicazione: (2026)

DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale
di: Zheng, Ziyang, et al.
Pubblicazione: (2025)

LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models
di: Thorat, Kiran, et al.
Pubblicazione: (2025)

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
di: Hong, Charles, et al.
Pubblicazione: (2025)

VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric
di: Nadimi, Bardia, et al.
Pubblicazione: (2025)

RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects
di: Allam, Ahmed, et al.
Pubblicazione: (2024)

OPAL: Outlier-Preserved Microscaling Quantization Accelerator for Generative Large Language Models
di: Koo, Jahyun, et al.
Pubblicazione: (2024)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
di: Cui, Fan, et al.
Pubblicazione: (2024)

VeriCoder: Enhancing LLM-Based RTL Code Generation through Functional Correctness Validation
di: Wei, Anjiang, et al.
Pubblicazione: (2025)

MAGE: A Multi-Agent Engine for Automated RTL Code Generation
di: Zhao, Yujie, et al.
Pubblicazione: (2024)

PyraNet: A Multi-Layered Hierarchical Dataset for Verilog
di: Nadimi, Bardia, et al.
Pubblicazione: (2024)

GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
di: Kochar, Dimple Vijay, et al.
Pubblicazione: (2026)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
di: Zhang, Yongan, et al.
Pubblicazione: (2024)

Scaling Laws for Floating Point Quantization Training
di: Sun, Xingwu, et al.
Pubblicazione: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
di: Niu, Juxin, et al.
Pubblicazione: (2025)

NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph
di: Fang, Wenji, et al.
Pubblicazione: (2025)

RTLSeek: Boosting the LLM-Based RTL Generation with Multi-Stage Diversity-Oriented Reinforcement Learning
di: Zhang, Xinyu, et al.
Pubblicazione: (2026)