Cover Image

DeepCircuitX: A Comprehensive Repository-Level Dataset for RTL Code Understanding, Generation, and PPA Analysis

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Li, Zeju, Xu, Changran, Shi, Zhengyuan, Peng, Zedong, Liu, Yi, Zhou, Yunhao, Zhou, Lingfeng, Ma, Chengyu, Zhong, Jianyuan, Wang, Xi, Zhao, Jieru, Chu, Zhufei, Yang, Xiaoyan, Xu, Qiang
Format:	Preprint
Published:	2025
Subjects:	Machine Learning Programming Languages
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

CktEvo: Repository-Level RTL Code Benchmark for Design Evolution
by: Shi, Zhengyuan, et al.
Published: (2026)

DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model
by: Liu, Yi, et al.
Published: (2025)

DeepRTL2: A Versatile Model for RTL-Related Tasks
by: Liu, Yi, et al.
Published: (2025)

DiffHLS: Differential Learning for High-Level Synthesis QoR Prediction with GNNs and LLM Code Embeddings
by: Peng, Zedong, et al.
Published: (2026)

DeepCell: Self-Supervised Multiview Fusion for Circuit Representation Learning
by: Shi, Zhengyuan, et al.
Published: (2025)

ForgeHLS: A Large-Scale, Open-Source Dataset for High-Level Synthesis
by: Peng, Zedong, et al.
Published: (2025)

From Craft to Constitution: A Governance-First Paradigm for Principled Agent Engineering
by: Xu, Qiang, et al.
Published: (2025)

ForgeEDA: A Comprehensive Multimodal Dataset for Advancing EDA
by: Shi, Zhengyuan, et al.
Published: (2025)

DynamicRTL: RTL Representation Learning for Dynamic Circuit Behavior
by: Ma, Ruiyang, et al.
Published: (2025)

Alignment Unlocks Complementarity: A Framework for Multiview Circuit Representation Learning
by: Shi, Zhengyuan, et al.
Published: (2025)

GNN-based Path-aware multi-view Circuit Learning for Technology Mapping
by: Jiang, Wentao, et al.
Published: (2026)

Logic Optimization Meets SAT: A Novel Framework for Circuit-SAT Solving
by: Shi, Zhengyuan, et al.
Published: (2024)

Speculative Decoding for Verilog: Speed and Quality, All in One
by: Xu, Changran, et al.
Published: (2025)

Dyve: Thinking Fast and Slow for Dynamic Process Verification
by: Zhong, Jianyuan, et al.
Published: (2025)

DeepGate3: Towards Scalable Circuit Representation Learning
by: Shi, Zhengyuan, et al.
Published: (2024)

Latent Context Compilation: Distilling Long Context into Compact Portable Memory
by: Li, Zeju, et al.
Published: (2026)

DeepGate4: Efficient and Effective Representation Learning for Circuit Design at Scale
by: Zheng, Ziyang, et al.
Published: (2025)

Solve-Detect-Verify: Inference-Time Scaling with Flexible Generative Verifier
by: Zhong, Jianyuan, et al.
Published: (2025)

VeriAgent: A Tool-Integrated Multi-Agent System with Evolving Memory for PPA-Aware RTL Code Generation
by: Wang, Yaoxiang, et al.
Published: (2026)

AutoPPA: Automated Circuit PPA Optimization via Contrastive Code-based Rule Library Learning
by: Li, Chongxiao, et al.
Published: (2026)

RTLRepoCoder: Repository-Level RTL Code Completion through the Combination of Fine-Tuning and Retrieval Augmentation
by: Wu, Peiyang, et al.
Published: (2025)

POET: Power-Oriented Evolutionary Tuning for LLM-Based RTL PPA Optimization
by: Ping, Heng, et al.
Published: (2026)

OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection
by: Cui, Fan, et al.
Published: (2024)

MigrationBench: Repository-Level Code Migration Benchmark from Java 8
by: Liu, Linbo, et al.
Published: (2025)

FormalRTL: Verified RTL Synthesis at Scale
by: Li, Kezhi, et al.
Published: (2026)

Making Slow Thinking Faster: Compressing LLM Chain-of-Thought via Step Entropy
by: Li, Zeju, et al.
Published: (2025)

MMCircuitEval: A Comprehensive Multimodal Circuit-Focused Benchmark for Evaluating LLMs
by: Zhao, Chenchen, et al.
Published: (2025)

COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation
by: Ping, Heng, et al.
Published: (2026)

Context Distillation as Latent Memory Management
by: Zheng, Ziyang, et al.
Published: (2026)

RepoAudit: An Autonomous LLM-Agent for Repository-Level Code Auditing
by: Guo, Jinyao, et al.
Published: (2025)

Reasoning Scaffolding: Distilling the Flow of Thought from LLMs
by: Wen, Xiangyu, et al.
Published: (2025)

Circuit-Aware SAT Solving: Guiding CDCL via Conditional Probabilities
by: Zhu, Jiaying, et al.
Published: (2025)

DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations
by: Khan, Sadaf, et al.
Published: (2024)

RTL++: Graph-enhanced LLM for RTL Code Generation
by: Akyash, Mohammad, et al.
Published: (2025)

CircuitGuard: Mitigating LLM Memorization in RTL Code Generation Against IP Leakage
by: Mashnoor, Nowfel, et al.
Published: (2025)

From Craft to Kernel: A Governance-First Execution Architecture and Semantic ISA for Agentic Computers
by: Wen, Xiangyu, et al.
Published: (2026)

RocketPPA: Code-Level Power, Performance, and Area Prediction via LLM and Mixture of Experts
by: Abdollahi, Armin, et al.
Published: (2025)

On the Impacts of Contexts on Repository-Level Code Generation
by: Hai, Nam Le, et al.
Published: (2024)

A New Benchmark for the Appropriate Evaluation of RTL Code Optimization
by: Lu, Yao, et al.
Published: (2026)

SWE-Refactor: A Repository-Level Benchmark for Real-World LLM-Based Code Refactoring
by: Xu, Yisen, et al.
Published: (2026)