Image de couverture de livre

3D-TrIM: A Memory-Efficient Spatial Computing Architecture for Convolution Workloads

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Sestito, Cristian, Abdelmaksoud, Ahmed J., Agwa, Shady, Prodromakis, Themis
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Dataflow and Analytical Modelling
par: Sestito, Cristian, et autres
Publié: (2024)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Architecture and Hardware Implementation
par: Sestito, Cristian, et autres
Publié: (2024)

DiP: A Scalable, Energy-Efficient Systolic Array for Matrix Multiplication Acceleration
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2024)

D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix Multiplication in Quantized LLMs
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2026)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2025)

OISMA: On-the-fly In-memory Stochastic Multiplication Architecture for Matrix-Multiplication Workloads
par: Agwa, Shady, et autres
Publié: (2025)

DISCA: A Digital In-memory Stochastic Computing Architecture Using A Compressed Bent-Pyramid Format
par: Agwa, Shady, et autres
Publié: (2025)

A 9T4R RRAM-Based ACAM for Analogue Template Matching at the Edge
par: Papandroulidakis, Georgios, et autres
Publié: (2024)

A Hybrid Edge Classifier: Combining TinyML-Optimised CNN with RRAM-CMOS ACAM for Energy-Efficient Inference
par: Woodward, Kieran, et autres
Publié: (2025)

PC2IM: An Efficient In-Memory Computing Accelerator for 3D Point Cloud
par: Wang, Dengfeng, et autres
Publié: (2026)

In-Memory Computing Architecture for Efficient Hardware Security
par: Ajmi, Hala, et autres
Publié: (2024)

Implementation and Performance Evaluation of CMOS-integrated Memristor-driven Flip-flop Circuits
par: Tiwari, Paras, et autres
Publié: (2026)

GEM3D CIM General Purpose Matrix Computation Using 3D Integrated SRAM eDRAM Hybrid Compute In Memory on Memory Architecture
par: Chakraborty, Subhradip, et autres
Publié: (2026)

HCiM: ADC-Less Hybrid Analog-Digital Compute in Memory Accelerator for Deep Learning Workloads
par: Negi, Shubham, et autres
Publié: (2024)

Architectural Classification of XR Workloads: Cross-Layer Archetypes and Implications
par: Shi, Xinyu, et autres
Publié: (2026)

Allspark: Workload Orchestration for Visual Transformers on Processing In-Memory Systems
par: Ge, Mengke, et autres
Publié: (2024)

Nexus Machine: An Active Message Inspired Reconfigurable Architecture for Irregular Workloads
par: Juneja, Rohan, et autres
Publié: (2025)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
par: Yi, Zhiqiang, et autres
Publié: (2025)

CADC: Crossbar-Aware Dendritic Convolution for Efficient In-memory Computing
par: Dong, Shuai, et autres
Publié: (2025)

LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
par: Vungarala, Deepak, et autres
Publié: (2025)

In-Memory ADC-Based Nonlinear Activation Quantization for Efficient In-Memory Computing
par: Dong, Shuai, et autres
Publié: (2026)

TetrisG-SDK: Efficient Convolutional Layer Mapping with Adaptive Windows and Grouped Convolutions for Fast In-Memory Computing
par: Dong, Ke, et autres
Publié: (2026)

PUMA: Efficient and Low-Cost Memory Allocation and Alignment Support for Processing-Using-Memory Architectures
par: Oliveira, Geraldo F., et autres
Publié: (2024)

CIMinus: Empowering Sparse DNN Workloads Modeling and Exploration on SRAM-based CIM Architectures
par: Qi, Yingjie, et autres
Publié: (2025)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
par: Caon, Michele, et autres
Publié: (2024)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
par: Xuan, Zihao, et autres
Publié: (2026)

Efficient Sparse Processing-in-Memory Architecture (ESPIM) for Machine Learning Inference
par: He, Mingxuan, et autres
Publié: (2024)

Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecture
par: Wan, Zishen, et autres
Publié: (2024)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
par: Wang, Cong, et autres
Publié: (2025)

A Memory-Efficient Retrieval Architecture for RAG-Enabled Wearable Medical LLMs-Agents
par: Liao, Zhipeng, et autres
Publié: (2025)

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces
par: Hayes, Oran, et autres
Publié: (2026)

SLTarch: Towards Scalable Point-Based Neural Rendering by Taming Workload Imbalance and Memory Irregularity
par: Li, Xingyang, et autres
Publié: (2025)

Messaging-based Adaptive Vector Computing (MAVeC) Accelerator for AI Workloads
par: Chowdhury, Md. Rownak Hossain, et autres
Publié: (2024)

A 16 nm 1.60TOPS/W High Utilization DNN Accelerator with 3D Spatial Data Reuse and Efficient Shared Memory Access
par: Yi, Xiaoling, et autres
Publié: (2026)

IBEX: Internal Bandwidth-Efficient Compression Architecture for Scalable CXL Memory Expansion
par: Ko, Younghoon, et autres
Publié: (2026)

THERMOS: Thermally-Aware Multi-Objective Scheduling of AI Workloads on Heterogeneous Multi-Chiplet PIM Architectures
par: Kanani, Alish, et autres
Publié: (2025)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
par: Spagnolo, Tommaso, et autres
Publié: (2026)

Towards Efficient LUT-based PIM: A Scalable and Low-Power Approach for Modern Workloads
par: Khabbazan, Bahareh, et autres
Publié: (2025)

Trilinear Compute-in-Memory Architecture for Energy-Efficient Transformer Acceleration
par: Mia, Md Zesun Ahmed, et autres
Publié: (2026)

Overmind NSA: A Unified Neuro-Symbolic Computing Architecture with Approximate Nonlinear Activations and Preemptive Memory Bypass
par: Wang, Weilun, et autres
Publié: (2026)