Image de couverture de livre

A Multicast-Capable AXI Crossbar for Many-core Machine Learning Accelerators

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Colagrande, Luca, Benini, Luca
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Dual-Issue Execution of Mixed Integer and Floating-Point Workloads on Energy-Efficient In-Order RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2025)

Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
par: Colagrande, Luca, et autres
Publié: (2026)

Towards Zero-Stall Matrix Multiplication on Energy-Efficient RISC-V Clusters for Machine Learning Acceleration
par: Colagrande, Luca, et autres
Publié: (2025)

Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
par: Colagrande, Luca, et autres
Publié: (2025)

SARIS: Accelerating Stencil Computations on Energy-Efficient RISC-V Compute Clusters with Indirect Stream Registers
par: Scheffler, Paul, et autres
Publié: (2024)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Large Attention-Based Model Inference on Tile-Based Accelerators
par: Zhang, Chi, et autres
Publié: (2026)

Taming Offload Overheads in a Massively Parallel Open-Source RISC-V MPSoC: Analysis and Optimization
par: Colagrande, Luca, et autres
Publié: (2025)

Optimizing Offload Performance in Heterogeneous MPSoCs
par: Colagrande, Luca, et autres
Publié: (2024)

FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Efficient Multi-Head Attention on Tile-Based Many-PE Accelerators
par: Zhang, Chi, et autres
Publié: (2025)

A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
par: Colagrande, Luca, et autres
Publié: (2026)

Towards Reliable Systems: A Scalable Approach to AXI4 Transaction Monitoring
par: Liang, Chaoqun, et autres
Publié: (2025)

AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems
par: Benz, Thomas, et autres
Publié: (2025)

FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support
par: Fischer, Tim, et autres
Publié: (2024)

Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
par: Zhao, Hongwei, et autres
Publié: (2025)

Trikarenos: A Fault-Tolerant RISC-V-based Microcontroller for CubeSats in 28nm
par: Rogenmoser, Michael, et autres
Publié: (2023)

Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET
par: Paulin, Gianna, et autres
Publié: (2024)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
par: Manoni, Simone, et autres
Publié: (2025)

HyperCroc: End-to-End Open-Source RISC-V MCU with a Plug-In Interface for Domain-Specific Accelerators
par: Sauter, Philippe, et autres
Publié: (2026)

Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
par: Koenig, Cyril, et autres
Publié: (2025)

MiniFloat-NN and ExSdotp: An ISA Extension and a Modular Open Hardware Unit for Low-Precision Training on RISC-V cores
par: Bertaccini, Luca, et autres
Publié: (2022)

Basilisk: An End-to-End Open-Source Linux-Capable RISC-V SoC in 130nm CMOS
par: Scheffler, Paul, et autres
Publié: (2024)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
par: Rogenmoser, Michael, et autres
Publié: (2025)

VMXDOTP: A RISC-V Vector ISA Extension for Efficient Microscaling (MX) Format Acceleration
par: Wipfli, Max, et autres
Publié: (2026)

A Flexible Template for Edge Generative AI with High-Accuracy Accelerated Softmax & GELU
par: Belano, Andrea, et autres
Publié: (2024)

How to keep pushing ML accelerator performance? Know your rooflines!
par: Verhelst, Marian, et autres
Publié: (2025)

Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
par: Koenig, Cyril, et autres
Publié: (2025)

O-POPE: High-Frequency Pipelined Outer Product based GEMM acceleration with minimal buffering overhead
par: Cammarata, Danilo, et autres
Publié: (2026)

Enabling Efficient Hybrid Systolic Computation in Shared L1-Memory Manycore Clusters
par: Mazzola, Sergio, et autres
Publié: (2024)

Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET
par: Scheffler, Paul, et autres
Publié: (2025)

Optimizing Foundation Model Inference on a Many-tiny-core Open-source RISC-V Platform
par: Potocnik, Viviane, et autres
Publié: (2024)

Design in Tiles: Automating GEMM Deployment on Tile-Based Many-PE Accelerators
par: Shen, Aofeng, et autres
Publié: (2025)

TOP: Towards Open & Predictable Heterogeneous SoCs
par: Valente, Luca, et autres
Publié: (2024)

Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS
par: Sauter, Philippe, et autres
Publié: (2025)

TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks
par: Bertuletti, Marco, et autres
Publié: (2026)

A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
par: Benz, Thomas, et autres
Publié: (2025)

Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC
par: Sauter, Phillippe, et autres
Publié: (2024)

MXDOTP: A RISC-V ISA Extension for Enabling Microscaling (MX) Floating-Point Dot Products
par: İslamoğlu, Gamze, et autres
Publié: (2025)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
par: Ottaviano, Alessandro, et autres
Publié: (2023)

Optimizing Scalable Multi-Cluster Architectures for Next-Generation Wireless Sensing and Communication
par: Riedel, Samuel, et autres
Publié: (2025)

Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency
par: Perotti, Matteo, et autres
Publié: (2023)