:: Library Catalog

Imagen de Portada

Guardado en:

Detalles Bibliográficos
Autores principales:	Tarraga-Moreno, Joaquin, Escudero-Sahuquillo, Jesus, Garcia, Pedro Javier, Quiles, Francisco J.
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	https://arxiv.org/abs/2502.20965
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

Scalable and Efficient Intra- and Inter-node Interconnection Networks for Post-Exascale Supercomputers and Data centers
por: Tarraga-Moreno, Joaquin, et al.
Publicado: (2025)

Improving Injection-Throttling Mechanisms for Congestion Control for Data-center and Supercomputer Interconnects
por: Olmedilla, Cristina, et al.
Publicado: (2025)

Characterization of Real Communication Patterns and Congestion Dynamics in HPC Interconnection Networks
por: de La Rosa, Miguel Sánchez, et al.
Publicado: (2026)

Combined power management and congestion control in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
por: de la Rosa, Miguel Sánchez, et al.
Publicado: (2025)

Congestion Management in High-Performance Interconnection Networks Using Adaptive Routing Notifications
por: Rocher-Gonzalez, Jose, et al.
Publicado: (2025)

Best Practices for Large Load Interconnections: A North American Perspective on Data Centers
por: Zahedi, Rafi, et al.
Publicado: (2026)

Exploring GPU-to-GPU Communication: Insights into Supercomputer Interconnects
por: De Sensi, Daniele, et al.
Publicado: (2024)

Chiplet Cloud: Building AI Supercomputers for Serving Large Generative Language Models
por: Peng, Huwan, et al.
Publicado: (2023)

Improving dynamic congestion isolation in data-center networks
por: Merino, Alberto, et al.
Publicado: (2025)

SPRING: Systematic Profiling of Randomly Interconnected Neural Networks Generated by HLS
por: Shi, Rui, et al.
Publicado: (2025)

Designing Reconfigurable Interconnection Network of Heterogeneous Chiplets Using Kalman Filter
por: Biglari, Siamak, et al.
Publicado: (2024)

relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
por: Rogenmoser, Michael, et al.
Publicado: (2025)

PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
por: Chong, Yue Jiet, et al.
Publicado: (2025)

Link Quality Aware Pathfinding for Chiplet Interconnects
por: Yen, Aaron, et al.
Publicado: (2026)

PlaceIT: Placement-based Inter-Chiplet Interconnect Topologies
por: Iff, Patrick, et al.
Publicado: (2025)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
por: Harlikar, Pracheta, et al.
Publicado: (2025)

Interconnect-Aware Logic Resynthesis for Multi-Die FPGAs
por: Wang, Xiaoke, et al.
Publicado: (2026)

A Benchmarking Platform for DDR4 Memory Performance in Data-Center-Class FPGAs
por: Galimberti, Andrea, et al.
Publicado: (2025)

LLC Intra-set Write Balancing
por: Krishna, Keshav, et al.
Publicado: (2024)

A Hybrid Delay Model for Interconnected Multi-Input Gates
por: Ferdowsi, Arman, et al.
Publicado: (2024)

Performance Analysis of HPC applications on the Aurora Supercomputer: Exploring the Impact of HBM-Enabled Intel Xeon Max CPUs
por: Ibeid, Huda, et al.
Publicado: (2025)

On the Power Saving in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
por: de la Rosa, Miguel Sánchez, et al.
Publicado: (2025)

A Linear-Time Algorithm for Steady-State Analysis of Electromigration in General Interconnects
por: Shohel, Mohammad Abdullah Al, et al.
Publicado: (2021)

METRO: A Software-Hardware Co-Design of Interconnections for Spatial DNN Accelerators
por: Wang, Zhao, et al.
Publicado: (2021)

PipeOrgan: Efficient Inter-operation Pipelining with Flexible Spatial Organization and Interconnects
por: Garg, Raveesh, et al.
Publicado: (2024)

LACIN: Linearly Arranged Complete Interconnection Networks
por: Beivide, Ramón, et al.
Publicado: (2026)

Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
por: Zhao, Hongwei, et al.
Publicado: (2025)

ChipLight: Cross-Layer Optimization of Chiplet Design with Optical Interconnects for LLM Training
por: Bai, Kangbo, et al.
Publicado: (2026)

FastFlow in FPGA Stacks of Data Centers
por: Paul, Rourab, et al.
Publicado: (2024)

The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
por: Ilmberger, Joscha, et al.
Publicado: (2025)

Switch-Less Dragonfly on Wafers: A Scalable Interconnection Architecture based on Wafer-Scale Integration
por: Feng, Yinxiao, et al.
Publicado: (2024)

Design and Analysis of Approximate Hardware Accelerators for VVC Intra Angular Prediction
por: de Fraga, Lucas M. Leipnitz, et al.
Publicado: (2025)

FRED: Flexible REduction-Distribution Interconnect and Communication Implementation for Wafer-Scale Distributed Training of DNN Models
por: Rashidi, Saeed, et al.
Publicado: (2024)

WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact of Interconnect Resistance on DNN Inference Accuracy
por: Victor, Jeffry, et al.
Publicado: (2024)

FoldedHexaTorus: An Inter-Chiplet Interconnect Topology for Chiplet-based Systems using Organic and Glass Substrates
por: Iff, Patrick, et al.
Publicado: (2025)

An Introduction to the Compute Express Link (CXL) Interconnect
por: Sharma, Debendra Das, et al.
Publicado: (2023)

An opportunity to improve Data Center Efficiency: Optimizing the Server's Upgrade Cycle
por: Nikolaou, Panagiota, et al.
Publicado: (2025)

Coyote v2: Raising the Level of Abstraction for Data Center FPGAs
por: Ramhorst, Benjamin, et al.
Publicado: (2025)

Q-Fly: An Optical Interconnect for Modular Quantum Computers
por: Sakuma, Daisuke, et al.
Publicado: (2024)

ITHICA: Intra-Thread Instruction Checking Approach for Defect-Induced Silent Data Corruptions
por: Vavelidou, Ioanna, et al.
Publicado: (2026)