Optimizing and Exploring System Performance in Compact Processing-in-Memory-based Chips

Documenti analoghi

• Titanus: Enabling KV Cache Pruning and Quantization On-the-Fly for LLM Acceleration
  di: Chen, Peilin, et al.
  Pubblicazione: (2025)
• End-to-End Transformer Acceleration Through Processing-in-Memory Architectures
  di: Yang, Xiaoxuan, et al.
  Pubblicazione: (2025)
• AutoRAC: Automated Processing-in-Memory Accelerator Design for Recommender Systems
  di: Cheng, Feng, et al.
  Pubblicazione: (2025)
• Area-Efficient In-Memory Computing for Mixture-of-Experts via Multiplexing and Caching
  di: Gao, Hanyuan, et al.
  Pubblicazione: (2026)
• Generalized Ping-Pong: Off-Chip Memory Bandwidth Centric Pipelining Strategy for Processing-In-Memory Accelerators
  di: Wang, Ruibao, et al.
  Pubblicazione: (2024)