Neural Network Surrogate Model for Junction Temperature and Hotspot Position in $3$D Multi-Layer High Bandwidth Memory (HBM) Chiplets under Varying Thermal Conditions

Documenti analoghi

• P‐52: Scalable Multi‐layered Real‐time Holography Processor Architecture with High Bandwidth Memory (HBM)
  di: Wonok Kwon, et al.
  Pubblicazione: (2024)
• Fast Thermal-Aware Chiplet Placement Assisted by Surrogate
  di: Zhang, Qinqin, et al.
  Pubblicazione: (2025)
• Read Disturbance in High Bandwidth Memory: A Detailed Experimental Study on HBM2 DRAM Chips
  di: Olgun, Ataberk, et al.
  Pubblicazione: (2023)
• On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
  di: Elahi, Mehdi, et al.
  Pubblicazione: (2025)
• BOLT: Bandwidth-Optimized Lightning-Fast Oblivious Map powered by Secure HBM Accelerators
  di: Guo, Yitong, et al.
  Pubblicazione: (2025)