Image de couverture de livre

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference

Fuente: arXiv

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Cherezova, Natalia, Jutman, Artur, Jenihhin, Maksim
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Machine Learning
Accès en ligne:	Acceder al recurso
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
par: Taheri, Mahdi, et autres
Publié: (2024)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
par: Taheri, Mahdi, et autres
Publié: (2024)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
par: Taheri, Mahdi, et autres
Publié: (2024)

DeepVigor+: Scalable and Accurate Semi-Analytical Fault Resilience Analysis for Deep Neural Network
par: Ahmadilivani, Mohammad Hasan, et autres
Publié: (2024)

Explainable AI-Guided Efficient Approximate DNN Generation for Multi-Pod Systolic Arrays
par: Siddique, Ayesha, et autres
Publié: (2025)

Periodic Online Testing for Sparse Systolic Tensor Arrays
par: Peltekis, Christodoulos, et autres
Publié: (2025)

FLARE: One-Shot PE-Level Fault Localization in Systolic Arrays via Algebraic Test Vectors
par: Venkatasubramanian, Logashree, et autres
Publié: (2026)

Leveraging Highly Approximated Multipliers in DNN Inference
par: Zervakis, Georgios, et autres
Publié: (2024)

ENFOR-SA: End-to-end Cross-layer Transient Fault Injector for Efficient and Accurate DNN Reliability Assessment on Systolic Arrays
par: Tonetto, Rafael Billig, et autres
Publié: (2026)

SPARQ: Spiking Early-Exit Neural Networks for Energy-Efficient Edge AI
par: Patne, Parth, et autres
Publié: (2026)

DART: Input-Difficulty-AwaRe Adaptive Threshold for Early-Exit DNNs
par: Patne, Parth, et autres
Publié: (2026)

Performance Analysis of DNN Inference/Training with Convolution and non-Convolution Operations
par: Esmaeilzadeh, Hadi, et autres
Publié: (2023)

Custom Algorithm-based Fault Tolerance for Attention Layers in Transformers
par: Titopoulos, Vasileios, et autres
Publié: (2025)

SigmaQuant: Hardware-Aware Heterogeneous Quantization Method for Edge DNN Inference
par: Liu, Qunyou, et autres
Publié: (2026)

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference
par: Sonnino, Lorenzo, et autres
Publié: (2023)

vMCU: Coordinated Memory Management and Kernel Optimization for DNN Inference on MCUs
par: Zheng, Size, et autres
Publié: (2024)

VUSA: Virtually Upscaled Systolic Array Architecture to Exploit Unstructured Sparsity in AI Acceleration
par: Helal, Shereef, et autres
Publié: (2025)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
par: Leon, Vasileios, et autres
Publié: (2025)

Full-Stack Optimization for CAM-Only DNN Inference
par: de Lima, João Paulo C., et autres
Publié: (2024)

MaRVIn: A Cross-Layer Mixed-Precision RISC-V Framework for DNN Inference, from ISA Extension to Hardware Acceleration
par: Armeniakos, Giorgos, et autres
Publié: (2025)

FlexiSAGA: A Flexible Systolic Array GEMM Accelerator for Sparse and Dense Processing
par: Müller, Mika Markus, et autres
Publié: (2025)

Energy Efficient Exact and Approximate Systolic Array Architecture for Matrix Multiplication
par: Jaswal, Pragun, et autres
Publié: (2025)

PQA: Exploring the Potential of Product Quantization in DNN Hardware Acceleration
par: AbouElhamayed, Ahmed F., et autres
Publié: (2023)

HASS: Hardware-Aware Sparsity Search for Dataflow DNN Accelerator
par: Yu, Zhewen, et autres
Publié: (2024)

DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators
par: Hong, Charles, et autres
Publié: (2025)

AxMoE: Characterizing the Impact of Approximate Multipliers on Mixture-of-Experts DNN Architectures
par: Shende, Omkar B, et autres
Publié: (2026)

Error Checking for Sparse Systolic Tensor Arrays
par: Peltekis, Christodoulos, et autres
Publié: (2024)

A Precision-Scalable RISC-V DNN Processor with On-Device Learning Capability at the Extreme Edge
par: Huang, Longwei, et autres
Publié: (2023)

Evaluating Four FPGA-accelerated Space Use Cases based on Neural Network Algorithms for On-board Inference
par: Antunes, Pedro, et autres
Publié: (2026)

HaShiFlex: A High-Throughput Hardened Shifter DNN Accelerator with Fine-Tuning Flexibility
par: Herbst, Jonathan, et autres
Publié: (2025)

FRED: Flexible REduction-Distribution Interconnect and Communication Implementation for Wafer-Scale Distributed Training of DNN Models
par: Rashidi, Saeed, et autres
Publié: (2024)

Zero-Space Cost Fault Tolerance for Transformer-based Language Models on ReRAM
par: Li, Bingbing, et autres
Publié: (2024)

A Reconfigurable Approximate Computing RISC-V Platform for Fault-Tolerant Applications
par: Delavari, Arvin, et autres
Publié: (2024)

Hardware Software Optimizations for Fast Model Recovery on Reconfigurable Architectures
par: Xu, Bin, et autres
Publié: (2025)

An FPGA-Based Reconfigurable Accelerator for Convolution-Transformer Hybrid EfficientViT
par: Shao, Haikuo, et autres
Publié: (2024)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
par: Liu, Yuhao, et autres
Publié: (2026)

PowerGenie: Analytically-Guided Evolutionary Discovery of Superior Reconfigurable Power Converters
par: Gao, Jian, et autres
Publié: (2026)

Algorithmic Strategies for Sustainable Reuse of Neural Network Accelerators with Permanent Faults
par: Alama, Youssef A. Ait, et autres
Publié: (2024)

ADiP: Adaptive-Precision Systolic Array for Matrix Multiplication Acceleration
par: Abdelmaksoud, Ahmed J., et autres
Publié: (2025)

MCEL: Margin-Based Cross-Entropy Loss for Error-Tolerant Quantized Neural Networks
par: Yayla, Mikail, et autres
Publié: (2026)