Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Wang, X., Stroobandt, D.
Format: Preprint
Veröffentlicht: 2025
Schlagworte:
Online-Zugang:https://arxiv.org/abs/2503.06257
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
_version_ 1866915235469721600
author Wang, X.
Stroobandt, D.
author_facet Wang, X.
Stroobandt, D.
contents Packing is a crucial step of FPGA design, directly impacting interconnect complexity, routing congestion, and overall performance. This paper presents a post-packing interconnect-aware analysis, illustrating how dense (sparse) packing changes the interconnection structure. We introduce a new metric, RDensity, to define post-packing density and investigate its influence on routability. Through a comparative study of two packing tools, we demonstrate that density directly impacts routability. Our findings provide valuable insights into how packing decisions affect FPGA efficiency and offer guidance for improving FPGA packing tools and architecture design by integrating interconnect-aware methods. The goal is to achieve efficient routing while maintaining an optimal balance between cluster density, CLB pin counts, and logical block sizes.
format Preprint
id arxiv_https___arxiv_org_abs_2503_06257
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle Dense or Sparse? Post-Packing Interconnection Analysis in FPGAs
Wang, X.
Stroobandt, D.
Systems and Control
Packing is a crucial step of FPGA design, directly impacting interconnect complexity, routing congestion, and overall performance. This paper presents a post-packing interconnect-aware analysis, illustrating how dense (sparse) packing changes the interconnection structure. We introduce a new metric, RDensity, to define post-packing density and investigate its influence on routability. Through a comparative study of two packing tools, we demonstrate that density directly impacts routability. Our findings provide valuable insights into how packing decisions affect FPGA efficiency and offer guidance for improving FPGA packing tools and architecture design by integrating interconnect-aware methods. The goal is to achieve efficient routing while maintaining an optimal balance between cluster density, CLB pin counts, and logical block sizes.
title Dense or Sparse? Post-Packing Interconnection Analysis in FPGAs
topic Systems and Control
url https://arxiv.org/abs/2503.06257