Hardware-Accelerated Event-Graph Neural Networks for Low-Latency Time-Series Classification on SoC FPGA

Similar Items

• Hardware-accelerated graph neural networks: an alternative approach for neuromorphic event-based audio classification and keyword spotting on SoC FPGA
  by: Jeziorek, Kamil, et al.
  Published: (2026)
• Embedded Graph Convolutional Networks for Real-Time Event Data Processing on SoC FPGAs
  by: Jeziorek, Kamil, et al.
  Published: (2024)
• Optimising Graph Representation for Hardware Implementation of Graph Convolutional Networks for Event-based Vision
  by: Jeziorek, Kamil, et al.
  Published: (2024)
• Self-Supervised Event Representations: Towards Accurate, Real-Time Perception on SoC FPGAs
  by: Jeziorek, Kamil, et al.
  Published: (2025)
• Increasing the scalability of graph convolution for FPGA-implemented event-based vision
  by: Wzorek, Piotr, et al.
  Published: (2024)