Imagen de Portada

Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Wang, Runzhi, Sengupta, Prianka, Roman-Vicharra, Cristhian, Chen, Yiran, Hu, Jiang
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture Artificial Intelligence Computation and Language Machine Learning
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation
por: Chen, Guojin, et al.
Publicado: (2024)

LaMAGIC2: Advanced Circuit Formulations for Language Model-Based Analog Topology Generation
por: Chang, Chen-Chia, et al.
Publicado: (2025)

Chameleon: a Heterogeneous and Disaggregated Accelerator System for Retrieval-Augmented Language Models
por: Jiang, Wenqi, et al.
Publicado: (2023)

Autocomp: A Powerful and Portable Code Optimizer for Tensor Accelerators
por: Hong, Charles, et al.
Publicado: (2025)

LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits
por: Chang, Chen-Chia, et al.
Publicado: (2024)

DALI-PD: Diffusion-based Synthetic Layout Heatmap Generation for ML in Physical Design
por: Wu, Bing-Yue, et al.
Publicado: (2025)

Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference
por: Chen, Hongzheng, et al.
Publicado: (2023)

MonoSparse-CAM: Efficient Tree Model Processing via Monotonicity and Sparsity in CAMs
por: Molom-Ochir, Tergel, et al.
Publicado: (2024)

Improving the Performance and Learning Stability of Parallelizable RNNs Designed for Ultra-Low Power Applications
por: Brandoit, Julien, et al.
Publicado: (2026)

CacheMind: From Miss Rates to Why -- Natural-Language, Trace-Grounded Reasoning for Cache Replacement
por: Mhapsekar, Kaushal, et al.
Publicado: (2026)

Forecasting LLM Inference Performance via Hardware-Agnostic Analytical Modeling
por: Patwari, Rajeev, et al.
Publicado: (2025)

QiMeng-CodeV-SVA: Training Specialized LLMs for Hardware Assertion Generation via RTL-Grounded Bidirectional Data Synthesis
por: Wu, Yutong, et al.
Publicado: (2026)

NeuralMatrix: Compute the Entire Neural Networks with Linear Matrix Operations for Efficient Inference
por: Sun, Ruiqi, et al.
Publicado: (2023)

HiFloat4 Format for Language Model Inference
por: Luo, Yuanyong, et al.
Publicado: (2026)

'1'-bit Count-based Sorting Unit to Reduce Link Power in DNN Accelerators
por: Han, Ruichi, et al.
Publicado: (2026)

SymRTLO: Enhancing RTL Code Optimization with LLMs and Neuron-Inspired Symbolic Reasoning
por: Wang, Yiting, et al.
Publicado: (2025)

Time-Series Forecasting and Sequence Learning Using Memristor-based Reservoir System
por: Zyarah, Abdullah M., et al.
Publicado: (2024)

TRINE: A Token-Aware, Runtime-Adaptive FPGA Inference Engine for Multimodal AI
por: Oh, Hyunwoo, et al.
Publicado: (2026)

tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low-Precision Edge AI
por: Nair, Harideep, et al.
Publicado: (2024)

Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine Learning
por: Liao, Yuchao, et al.
Publicado: (2024)

Mitigating hallucinations and omissions in LLMs for invertible problems: An application to hardware logic design automation
por: Cassidy, Andrew S., et al.
Publicado: (2025)

hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation
por: Hong, Charles, et al.
Publicado: (2025)

VeriMind: Agentic LLM for Automated Verilog Generation with a Novel Evaluation Metric
por: Nadimi, Bardia, et al.
Publicado: (2025)

Enabling New HDLs with Agents
por: Zakharov, Mark, et al.
Publicado: (2024)

SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
por: Wang, Hanrui, et al.
Publicado: (2020)

Highly Optimized Kernels and Fine-Grained Codebooks for LLM Inference on Arm CPUs
por: Gope, Dibakar, et al.
Publicado: (2024)

VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation
por: Wang, Yiting, et al.
Publicado: (2025)

PyraNet: A Multi-Layered Hierarchical Dataset for Verilog
por: Nadimi, Bardia, et al.
Publicado: (2024)

The Graph's Apprentice: Teaching an LLM Low Level Knowledge for Circuit Quality Estimation
por: Moravej, Reza, et al.
Publicado: (2024)

TRAM: Training Approximate Multiplier Structures for Low-Power AI Accelerators
por: Meng, Chang, et al.
Publicado: (2026)

Continuous-Flow Data-Rate-Aware CNN Inference on FPGA
por: Habermann, Tobias, et al.
Publicado: (2026)

On-Chip Hardware-Aware Quantization for Mixed Precision Neural Networks
por: Huang, Wei, et al.
Publicado: (2023)

MEADOW: Memory-efficient Dataflow and Data Packing for Low Power Edge LLMs
por: Moitra, Abhishek, et al.
Publicado: (2025)

Ascend HiFloat8 Format for Deep Learning
por: Luo, Yuanyong, et al.
Publicado: (2024)

ALADIN: Accuracy-Latency-Aware Design-space Inference Analysis for Embedded AI Accelerators
por: Baldi, T., et al.
Publicado: (2026)

MicroScopiQ: Accelerating Foundational Models through Outlier-Aware Microscaling Quantization
por: Ramachandran, Akshat, et al.
Publicado: (2024)

GENIAL: Generative Design Space Exploration via Network Inversion for Low Power Algorithmic Logic Units
por: Bouvier, Maxence, et al.
Publicado: (2025)

Improving the Serving Performance of Multi-LoRA Large Language Models via Efficient LoRA and KV Cache Management
por: Zhang, Hang, et al.
Publicado: (2025)

D2S-FLOW: Automated Parameter Extraction from Datasheets for SPICE Model Generation Using Large Language Models
por: Chen, Hong Cai, et al.
Publicado: (2025)

Dynamic Co-Optimization Compiler: Leveraging Multi-Agent Reinforcement Learning for Enhanced DNN Accelerator Performance
por: Fayyazi, Arya, et al.
Publicado: (2024)