Copertina

CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Graening, Alexander, Talukdar, Jonti, Pal, Saptadeep, Chakrabarty, Krishnendu, Gupta, Puneet
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ChipletPart: Cost-Aware Partitioning for 2.5D Systems
di: Graening, Alexander, et al.
Pubblicazione: (2025)

CarbonPATH: Carbon-aware pathfinding and architecture optimization for chiplet-based AI systems
di: Sudarshan, Chetan Choppali, et al.
Pubblicazione: (2026)

Communication Characterization of AI Workloads for Large-scale Multi-chiplet Accelerators
di: Musavi, Mariam, et al.
Pubblicazione: (2024)

CIMPool: Scalable Neural Network Acceleration for Compute-In-Memory using Weight Pools
di: Li, Shurui, et al.
Pubblicazione: (2025)

MXFormer: A Microscaling Floating-Point Charge-Trap Transistor Compute-in-Memory Transformer Accelerator
di: Karfakis, George, et al.
Pubblicazione: (2026)

Link Quality Aware Pathfinding for Chiplet Interconnects
di: Yen, Aaron, et al.
Pubblicazione: (2026)

HePGA: A Heterogeneous Processing-in-Memory based GNN Training Accelerator
di: Ogbogu, Chukwufumnanya, et al.
Pubblicazione: (2025)

YAP+: Pad-Layout-Aware Yield Modeling and Simulation for Hybrid Bonding
di: Chen, Zhichao, et al.
Pubblicazione: (2025)

Efficient VQ-QAT and Mixed Vector/Linear quantized Neural Networks
di: Gou, Terry, et al.
Pubblicazione: (2026)

Expert Streaming: Accelerating Low-Batch MoE Inference via Multi-chiplet Architecture and Dynamic Expert Trajectory Scheduling
di: Ma, Songchen, et al.
Pubblicazione: (2026)

H3PIMAP: A Heterogeneity-Aware Multi-Objective DNN Mapping Framework on Electronic-Photonic Processing-in-Memory Architectures
di: Yin, Ziang, et al.
Pubblicazione: (2025)

STAMP-2.5D: Structural and Thermal Aware Methodology for Placement in 2.5D Integration
di: Parekh, Varun Darshana, et al.
Pubblicazione: (2025)

Hardware-Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs
di: Lee, Jiwoon, et al.
Pubblicazione: (2026)

FRED: Flexible REduction-Distribution Interconnect and Communication Implementation for Wafer-Scale Distributed Training of DNN Models
di: Rashidi, Saeed, et al.
Pubblicazione: (2024)

Monad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators
di: Hao, Xiaochen, et al.
Pubblicazione: (2023)

Hardware-based Heterogeneous Memory Management for Large Language Model Inference
di: Hwang, Soojin, et al.
Pubblicazione: (2025)

HPIM: Heterogeneous Processing-In-Memory-based Accelerator for Large Language Models Inference
di: Duan, Cenlin, et al.
Pubblicazione: (2025)

ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs
di: Malhotra, Akul, et al.
Pubblicazione: (2025)

Design of a GPU with Heterogeneous Cores for Graphics
di: Tomás, Aurora, et al.
Pubblicazione: (2026)

Trojan-Resilient NTT: Protecting Against Control Flow and Timing Faults on Reconfigurable Platforms
di: Paul, Rourab, et al.
Pubblicazione: (2026)

CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost
di: Bostanci, F. Nisa, et al.
Pubblicazione: (2024)

Exploration of Low-Power Flexible Stress Monitoring Classifiers for Conformal Wearables
di: Afentaki, Florentia, et al.
Pubblicazione: (2025)

Python-based DSL for generating Verilog model of Synchronous Digital Circuits
di: Datar, Mandar, et al.
Pubblicazione: (2024)

Tools and Methodologies for System-Level Design
di: Bhattacharyya, Shuvra S., et al.
Pubblicazione: (2025)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
di: Li, Cong, et al.
Pubblicazione: (2026)

Finesse: An Agile Design Framework for Pairing-based Cryptography via Software/Hardware Co-Design
di: Pan, Tianwei, et al.
Pubblicazione: (2025)

Aquas: Enhancing Domain Specialization through Holistic Hardware-Software Co-Optimization based on MLIR
di: Zou, Yuyang, et al.
Pubblicazione: (2025)

Harmonia: Algorithm-Hardware Co-Design for Memory- and Compute-Efficient BFP-based LLM Inference
di: Wang, Xinyu, et al.
Pubblicazione: (2026)

Co-Designing Graph-based Approximate Nearest Neighbor Search at Billion Scale for Processing-in-Memory
di: Chen, Sitian, et al.
Pubblicazione: (2026)

Multi-Objective Hardware-Mapping Co-Optimisation for Multi-DNN Workloads on Chiplet-based Accelerators
di: Das, Abhijit, et al.
Pubblicazione: (2022)

Eliminating the Hidden Cost of Zone Management in ZNS SSDs
di: Bagashvili, Teona, et al.
Pubblicazione: (2025)

TOP: Towards Open & Predictable Heterogeneous SoCs
di: Valente, Luca, et al.
Pubblicazione: (2024)

To Overlay or to Customize? Revisiting Architectural Choices in Heterogeneous Systems
di: Chen, Xingzhen, et al.
Pubblicazione: (2026)

COFFEE: A Carbon-Modeling and Optimization Framework for HZO-based FeFET eNVMs
di: Wu, Hongbang, et al.
Pubblicazione: (2026)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
di: Zhang, Haoyang, et al.
Pubblicazione: (2025)

Algorithm-Driven On-Chip Integration for High Density and Low Cost
di: Kim, Jeongeun, et al.
Pubblicazione: (2025)

Lightweight Congruence Profiling for Early Design Exploration of Heterogeneous FPGAs
di: Boston, Allen, et al.
Pubblicazione: (2025)

Analytical Heterogeneous Die-to-Die 3D Placement with Macros
di: Zhao, Yuxuan, et al.
Pubblicazione: (2024)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
di: Zuckerman, Joseph, et al.
Pubblicazione: (2024)

Lifecycle Cost-Effectiveness Modeling for Redundancy-Enhanced Multi-Chiplet Architectures
di: Liu, Zizhen, et al.
Pubblicazione: (2026)