Copertina

Explainable AI-Guided Efficient Approximate DNN Generation for Multi-Pod Systolic Arrays

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Siddique, Ayesha, Khalil, Khurram, Hoque, Khaza Anuarul
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Machine Learning Artificial Intelligence Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

ApproXAI: Energy-Efficient Hardware Acceleration of Explainable AI using Approximate Computing
di: Siddique, Ayesha, et al.
Pubblicazione: (2025)

SAFFIRA: a Framework for Assessing the Reliability of Systolic-Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

EPSILON: Adaptive Fault Mitigation in Approximate Deep Neural Network using Statistical Signatures
di: Khalil, Khurram, et al.
Pubblicazione: (2025)

VUSA: Virtually Upscaled Systolic Array Architecture to Exploit Unstructured Sparsity in AI Acceleration
di: Helal, Shereef, et al.
Pubblicazione: (2025)

FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference
di: Cherezova, Natalia, et al.
Pubblicazione: (2025)

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

FlexiSAGA: A Flexible Systolic Array GEMM Accelerator for Sparse and Dense Processing
di: Müller, Mika Markus, et al.
Pubblicazione: (2025)

AdAM: Adaptive Fault-Tolerant Approximate Multiplier for Edge DNN Accelerators
di: Taheri, Mahdi, et al.
Pubblicazione: (2024)

RIFT: A Scalable Methodology for LLM Accelerator Fault Assessment using Reinforcement Learning
di: Khalil, Khurram, et al.
Pubblicazione: (2025)

TOGGLE: Temporal Logic-Guided Large Language Model Compression for Edge
di: Khalil, Khurram, et al.
Pubblicazione: (2025)

SystolicAttention: Fusing FlashAttention within a Single Systolic Array
di: Lin, Jiawei, et al.
Pubblicazione: (2025)

MAx-DNN: Multi-Level Arithmetic Approximation for Energy-Efficient DNN Hardware Accelerators
di: Leon, Vasileios, et al.
Pubblicazione: (2025)

KAN-SAs: Efficient Acceleration of Kolmogorov-Arnold Networks on Systolic Arrays
di: Errabii, Sohaib, et al.
Pubblicazione: (2025)

FlipLLM: Efficient Bit-Flip Attacks on Multimodal LLMs using Reinforcement Learning
di: Khalil, Khurram, et al.
Pubblicazione: (2025)

Dynamic Co-Optimization Compiler: Leveraging Multi-Agent Reinforcement Learning for Enhanced DNN Accelerator Performance
di: Fayyazi, Arya, et al.
Pubblicazione: (2024)

Mirage: An RNS-Based Photonic Accelerator for DNN Training
di: Demirkiran, Cansu, et al.
Pubblicazione: (2023)

'1'-bit Count-based Sorting Unit to Reduce Link Power in DNN Accelerators
di: Han, Ruichi, et al.
Pubblicazione: (2026)

NeFT: Negative Feedback Training to Improve Robustness of Compute-In-Memory DNN Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2023)

Hardware Efficient Approximate Convolution with Tunable Error Tolerance for CNNs
di: Shashidhar, Vishal, et al.
Pubblicazione: (2026)

TurboAttention: Efficient Attention Approximation For High Throughputs LLMs
di: Kang, Hao, et al.
Pubblicazione: (2024)

GTAC: A Generative Transformer for Approximate Circuits
di: Wang, Jingxin, et al.
Pubblicazione: (2025)

Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
di: Liu, Yuhao, et al.
Pubblicazione: (2026)

TRAM: Training Approximate Multiplier Structures for Low-Power AI Accelerators
di: Meng, Chang, et al.
Pubblicazione: (2026)

Periodic Online Testing for Sparse Systolic Tensor Arrays
di: Peltekis, Christodoulos, et al.
Pubblicazione: (2025)

SA-Kura: An Energy-Efficient Systolic Array Accelerator for Locally-Coupled Kuramoto Drift in Diffusion Sampling
di: Jin, Jeongmin, et al.
Pubblicazione: (2026)

AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
di: Ahmadzadeh, Mohsen, et al.
Pubblicazione: (2025)

Energy Efficient Exact and Approximate Systolic Array Architecture for Matrix Multiplication
di: Jaswal, Pragun, et al.
Pubblicazione: (2025)

Hybrid Systolic Array Accelerator with Optimized Dataflow for Edge Large Language Model Inference
di: Chen, Chun-Ting, et al.
Pubblicazione: (2025)

SPARQ: Spiking Early-Exit Neural Networks for Energy-Efficient Edge AI
di: Patne, Parth, et al.
Pubblicazione: (2026)

ElasticAI: Creating and Deploying Energy-Efficient Deep Learning Accelerator for Pervasive Computing
di: Qian, Chao, et al.
Pubblicazione: (2024)

TrIM, Triangular Input Movement Systolic Array for Convolutional Neural Networks: Dataflow and Analytical Modelling
di: Sestito, Cristian, et al.
Pubblicazione: (2024)

tuGEMM: Area-Power-Efficient Temporal Unary GEMM Architecture for Low-Precision Edge AI
di: Nair, Harideep, et al.
Pubblicazione: (2024)

LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation
di: Chen, Guojin, et al.
Pubblicazione: (2024)

Leveraging Highly Approximated Multipliers in DNN Inference
di: Zervakis, Georgios, et al.
Pubblicazione: (2024)

AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
di: Mehradfar, Asal, et al.
Pubblicazione: (2024)

MEMHD: Memory-Efficient Multi-Centroid Hyperdimensional Computing for Fully-Utilized In-Memory Computing Architectures
di: Kang, Do Yeong, et al.
Pubblicazione: (2025)

CAFEEN: A Cooperative Approach for Energy Efficient NoCs with Multi-Agent Reinforcement Learning
di: Khan, Kamil, et al.
Pubblicazione: (2024)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
di: Zhang, Yongan, et al.
Pubblicazione: (2024)

Position Paper: From Edge AI to Adaptive Edge AI
di: Pittorino, Fabrizio, et al.
Pubblicazione: (2026)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
di: Chowdhury, Animesh Basak, et al.
Pubblicazione: (2024)