Copertina

CIMPool: Scalable Neural Network Acceleration for Compute-In-Memory using Weight Pools

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Li, Shurui, Gupta, Puneet
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

MXFormer: A Microscaling Floating-Point Charge-Trap Transistor Compute-in-Memory Transformer Accelerator
di: Karfakis, George, et al.
Pubblicazione: (2026)

Efficient VQ-QAT and Mixed Vector/Linear quantized Neural Networks
di: Gou, Terry, et al.
Pubblicazione: (2026)

Special Session: Sustainable Deployment of Deep Neural Networks on Non-Volatile Compute-in-Memory Accelerators
di: Qin, Yifan, et al.
Pubblicazione: (2025)

Voxel-CIM: An Efficient Compute-in-Memory Accelerator for Voxel-based Point Cloud Neural Networks
di: Lin, Xipeng, et al.
Pubblicazione: (2024)

Weight Transformations in Bit-Sliced Crossbar Arrays for Fault Tolerant Computing-in-Memory: Design Techniques and Evaluation Framework
di: Malhotra, Akul, et al.
Pubblicazione: (2025)

A Hybrid-Domain Floating-Point Compute-in-Memory Architecture for Efficient Acceleration of High-Precision Deep Neural Networks
di: Yi, Zhiqiang, et al.
Pubblicazione: (2025)

SiTe CiM: Signed Ternary Computing-in-Memory for Ultra-Low Precision Deep Neural Networks
di: Thakuria, Niharika, et al.
Pubblicazione: (2024)

A PVT-Resilient Subthreshold SRAM-Based In-Memory Computing Accelerator with In-Situ Regulation for Energy-Efficient Spiking Neural Networks
di: Kao, Shih-Hang, et al.
Pubblicazione: (2026)

Exploring DRAM Cache Prefetching for Pooled Memory
di: Tirumalasetty, Chandrahas, et al.
Pubblicazione: (2024)

Link Quality Aware Pathfinding for Chiplet Interconnects
di: Yen, Aaron, et al.
Pubblicazione: (2026)

Scalable Digital Compute-in-Memory Ising Machines for Robustness Verification of Binary Neural Networks
di: Vadlamani, Madhav, et al.
Pubblicazione: (2026)

ADS-IMC: Accelerating Data Sorting with In-Memory Computation
di: Dhakad, Narendra Singh, et al.
Pubblicazione: (2026)

Binary Weight Multi-Bit Activation Quantization for Compute-in-Memory CNN Accelerators
di: Zhou, Wenyong, et al.
Pubblicazione: (2025)

Layer-wise Weight Selection for Power-Efficient Neural Network Acceleration
di: Fang, Jiaxun, et al.
Pubblicazione: (2025)

FusionCIM: Accelerating LLM Inference with Fusion-Driven Computing-in-Memory Architecture
di: Xuan, Zihao, et al.
Pubblicazione: (2026)

Memory-Guided Unified Hardware Accelerator for Mixed-Precision Scientific Computing
di: Wang, Chuanzhen, et al.
Pubblicazione: (2026)

AccelCIM: Systematic Dataflow Exploration for SRAM Compute-in-Memory Accelerator
di: Xue, Chenhao, et al.
Pubblicazione: (2026)

A Switch-Centric In-Network Architecture for Accelerating LLM Inference in Shared-Memory Network
di: Jiang, Aojie, et al.
Pubblicazione: (2026)

A Reconfigurable Computing In-Memory Macro with Charge-sharing-based Weighted Accumulator
di: Yang, Junyi, et al.
Pubblicazione: (2026)

Scalable and RISC-V Programmable Near-Memory Computing Architectures for Edge Nodes
di: Caon, Michele, et al.
Pubblicazione: (2024)

Fast-OverlaPIM: A Fast Overlap-driven Mapping Framework for Processing In-Memory Neural Network Acceleration
di: Wang, Xuan, et al.
Pubblicazione: (2024)

YAP+: Pad-Layout-Aware Yield Modeling and Simulation for Hybrid Bonding
di: Chen, Zhichao, et al.
Pubblicazione: (2025)

SOFA: A Compute-Memory Optimized Sparsity Accelerator via Cross-Stage Coordinated Tiling
di: Wang, Huizheng, et al.
Pubblicazione: (2024)

SLTarch: Towards Scalable Point-Based Neural Rendering by Taming Workload Imbalance and Memory Irregularity
di: Li, Xingyang, et al.
Pubblicazione: (2025)

MIREDO: MIP-Driven Resource-Efficient Dataflow Optimization for Computing-in-Memory Accelerator
di: He, Xiaolin, et al.
Pubblicazione: (2025)

Hardware-Software Co-Design for Accelerating Transformer Inference Leveraging Compute-in-Memory
di: Kim, Dong Eun, et al.
Pubblicazione: (2025)

Modeling Analog-Digital-Converter Energy and Area for Compute-In-Memory Accelerator Design
di: Andrulis, Tanner, et al.
Pubblicazione: (2024)

Prosperity: Accelerating Spiking Neural Networks via Product Sparsity
di: Wei, Chiyue, et al.
Pubblicazione: (2025)

SpikeStream: Accelerating Spiking Neural Network Inference on RISC-V Clusters with Sparse Computation Extensions
di: Manoni, Simone, et al.
Pubblicazione: (2025)

Sparse-on-Dense: Area and Energy-Efficient Computing of Sparse Neural Networks on Dense Matrix Multiplication Accelerators
di: Yoon, Hyunsung, et al.
Pubblicazione: (2026)

SCREME: A Scalable Framework for Resilient Memory Design
di: Li, Fan, et al.
Pubblicazione: (2025)

PC2IM: An Efficient In-Memory Computing Accelerator for 3D Point Cloud
di: Wang, Dengfeng, et al.
Pubblicazione: (2026)

U-SWIM: Universal Selective Write-Verify for Computing-in-Memory Neural Accelerators
di: Yan, Zheyu, et al.
Pubblicazione: (2023)

FETTA: Flexible and Efficient Hardware Accelerator for Tensorized Neural Network Training
di: Lu, Jinming, et al.
Pubblicazione: (2025)

BF-IMNA: A Bit Fluid In-Memory Neural Architecture for Neural Network Acceleration
di: Rakka, Mariam, et al.
Pubblicazione: (2024)

A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
di: Bause, Oliver, et al.
Pubblicazione: (2024)

CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
di: Graening, Alexander, et al.
Pubblicazione: (2025)

In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
di: Spagnolo, Tommaso, et al.
Pubblicazione: (2026)

ReTern: Exploiting Natural Redundancy and Sign Transformations for Enhanced Fault Tolerance in Compute-in-Memory based Ternary LLMs
di: Malhotra, Akul, et al.
Pubblicazione: (2025)

MCBP: A Memory-Compute Efficient LLM Inference Accelerator Leveraging Bit-Slice-enabled Sparsity and Repetitiveness
di: Wang, Huizheng, et al.
Pubblicazione: (2025)