Late Breaking Results: Breaking Symmetry- Unconventional Placement of Analog Circuits using Multi-Level Multi-Agent Reinforcement Learning
Fuente:
arXiv
Guardado en:
| Autores principales: | Maji, Supriyo, Zhao, Linran, Poddar, Souradip, Pan, David Z. |
|---|---|
| Formato: | Preprint |
| Publicado: |
2025
|
| Materias: | |
| Acceso en línea: | |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|
Ejemplares similares
Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
por: Maji, Supriyo, et al.
Publicado: (2024)
por: Maji, Supriyo, et al.
Publicado: (2024)
Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators
por: Panteleaki, Aikaterini Maria, et al.
Publicado: (2025)
por: Panteleaki, Aikaterini Maria, et al.
Publicado: (2025)
Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
por: Masar, Filip, et al.
Publicado: (2025)
por: Masar, Filip, et al.
Publicado: (2025)
Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
por: Ruotolo, Lorenzo, et al.
Publicado: (2026)
por: Ruotolo, Lorenzo, et al.
Publicado: (2026)
Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
por: Colagrande, Luca, et al.
Publicado: (2025)
por: Colagrande, Luca, et al.
Publicado: (2025)
Late Breaking Results: Boosting Efficient Dual-Issue Execution on Lightweight RISC-V Cores
por: Colagrande, Luca, et al.
Publicado: (2026)
por: Colagrande, Luca, et al.
Publicado: (2026)
Automated Placement of Analog Integrated Circuits using Priority-based Constructive Heuristic
por: Grus, Josef, et al.
Publicado: (2024)
por: Grus, Josef, et al.
Publicado: (2024)
RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-infused Reinforcement Learning
por: Cao, Weidong, et al.
Publicado: (2024)
por: Cao, Weidong, et al.
Publicado: (2024)
DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits
por: Ardakani, Arash, et al.
Publicado: (2025)
por: Ardakani, Arash, et al.
Publicado: (2025)
AnalogGym: An Open and Practical Testing Suite for Analog Circuit Synthesis
por: Li, Jintao, et al.
Publicado: (2024)
por: Li, Jintao, et al.
Publicado: (2024)
AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design
por: Mehradfar, Asal, et al.
Publicado: (2024)
por: Mehradfar, Asal, et al.
Publicado: (2024)
Late Breaking Results: Quamba-SE: Soft-edge Quantizer for Activations in State Space Models
por: Chen, Yizhi, et al.
Publicado: (2026)
por: Chen, Yizhi, et al.
Publicado: (2026)
Breaking the Tuning Barrier: Zero-Hyperparameters Yield Multi-Corner Analysis Via Learned Priors
por: Xing, Wei W., et al.
Publicado: (2026)
por: Xing, Wei W., et al.
Publicado: (2026)
AnalogToBi: Device-Level Analog Circuit Topology Generation via Bipartite Graph and Grammar Guided Decoding
por: Kim, Seungmin, et al.
Publicado: (2026)
por: Kim, Seungmin, et al.
Publicado: (2026)
Graph Neural Networks Based Analog Circuit Link Prediction
por: Pan, Guanyuan, et al.
Publicado: (2025)
por: Pan, Guanyuan, et al.
Publicado: (2025)
AnalogSAGE: Self-evolving Analog Design Multi-Agents with Stratified Memory and Grounded Experience
por: Wang, Zining, et al.
Publicado: (2025)
por: Wang, Zining, et al.
Publicado: (2025)
LLM-based AI Agent for Sizing of Analog and Mixed Signal Circuit
por: Liu, Chang, et al.
Publicado: (2025)
por: Liu, Chang, et al.
Publicado: (2025)
LIMCA: LLM for Automating Analog In-Memory Computing Architecture Design Exploration
por: Vungarala, Deepak, et al.
Publicado: (2025)
por: Vungarala, Deepak, et al.
Publicado: (2025)
VLM-CAD: VLM-Optimized Collaborative Agent Design Workflow for Analog Circuit Sizing
por: Pan, Guanyuan, et al.
Publicado: (2026)
por: Pan, Guanyuan, et al.
Publicado: (2026)
EEsizer: LLM-Based AI Agent for Sizing of Analog and Mixed Signal Circuit
por: Liu, Chang, et al.
Publicado: (2025)
por: Liu, Chang, et al.
Publicado: (2025)
DAS-MP: Enabling High-Quality Macro Placement with Enhanced Dataflow Awareness
por: Zhao, Xiaotian, et al.
Publicado: (2025)
por: Zhao, Xiaotian, et al.
Publicado: (2025)
LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization
por: Di, Zhixiong, et al.
Publicado: (2023)
por: Di, Zhixiong, et al.
Publicado: (2023)
ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits
por: Zhang, Wenlun, et al.
Publicado: (2024)
por: Zhang, Wenlun, et al.
Publicado: (2024)
Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
por: Bhandari, Jitendra, et al.
Publicado: (2024)
por: Bhandari, Jitendra, et al.
Publicado: (2024)
Breaking the HBM Bit Cost Barrier: Domain-Specific ECC for AI Inference Infrastructure
por: Xie, Rui, et al.
Publicado: (2025)
por: Xie, Rui, et al.
Publicado: (2025)
AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design
por: Chen, Zihao, et al.
Publicado: (2025)
por: Chen, Zihao, et al.
Publicado: (2025)
AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies
por: Gao, Jian, et al.
Publicado: (2025)
por: Gao, Jian, et al.
Publicado: (2025)
Analog Solver Circuit for Linear Symmetric Positive-Definite Systems at a Complexity Independent of Matrix Size
por: Abdelaleim, Osama, et al.
Publicado: (2025)
por: Abdelaleim, Osama, et al.
Publicado: (2025)
LayoutCopilot: An LLM-powered Multi-agent Collaborative Framework for Interactive Analog Layout Design
por: Liu, Bingyang, et al.
Publicado: (2024)
por: Liu, Bingyang, et al.
Publicado: (2024)
Sequential Printed MLP Circuits for Super TinyML Multi-Sensory Applications
por: Saglam, Gurol, et al.
Publicado: (2024)
por: Saglam, Gurol, et al.
Publicado: (2024)
Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence
por: Qin, Haiyan, et al.
Publicado: (2025)
por: Qin, Haiyan, et al.
Publicado: (2025)
A Paradigm for Generalized Multi-Level Priority Encoders
por: Phillips, Maxwell, et al.
Publicado: (2026)
por: Phillips, Maxwell, et al.
Publicado: (2026)
AI-Powered Agile Analog Circuit Design and Optimization
por: Hu, Jinhai, et al.
Publicado: (2025)
por: Hu, Jinhai, et al.
Publicado: (2025)
DS2SC-Agent: A Multi-Agent Automated Pipeline for Rapid Chiplet Model Generation
por: Wu, Yiwei, et al.
Publicado: (2026)
por: Wu, Yiwei, et al.
Publicado: (2026)
FPGA Divide-and-Conquer Placement using Deep Reinforcement Learning
por: Wang, Shang, et al.
Publicado: (2024)
por: Wang, Shang, et al.
Publicado: (2024)
CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design
por: Fang, Wenji, et al.
Publicado: (2025)
por: Fang, Wenji, et al.
Publicado: (2025)
High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
por: Folmer, Hendrik, et al.
Publicado: (2025)
por: Folmer, Hendrik, et al.
Publicado: (2025)
Accelerating Transistor-Level Simulation of Integrated Circuits via Equivalence of RC Long-Chain Structures
por: Tang, Ruibai, et al.
Publicado: (2025)
por: Tang, Ruibai, et al.
Publicado: (2025)
Analytical Heterogeneous Die-to-Die 3D Placement with Macros
por: Zhao, Yuxuan, et al.
Publicado: (2024)
por: Zhao, Yuxuan, et al.
Publicado: (2024)
Supervised Learning for Analog and RF Circuit Design: Benchmarks and Comparative Insights
por: Mehradfar, Asal, et al.
Publicado: (2025)
por: Mehradfar, Asal, et al.
Publicado: (2025)
Ejemplares similares
-
Multi-Objective Optimization for Common-Centroid Placement of Analog Transistors
por: Maji, Supriyo, et al.
Publicado: (2024) -
Late Breaking Results: Leveraging Approximate Computing for Carbon-Aware DNN Accelerators
por: Panteleaki, Aikaterini Maria, et al.
Publicado: (2025) -
Late Breaking Result: FPGA-Based Emulation and Fault Injection for CNN Inference Accelerators
por: Masar, Filip, et al.
Publicado: (2025) -
Late Breaking Results: CHESSY: Coupled Hybrid Emulation with SystemC-FPGA Synchronization
por: Ruotolo, Lorenzo, et al.
Publicado: (2026) -
Late Breaking Results: A RISC-V ISA Extension for Chaining in Scalar Processors
por: Colagrande, Luca, et al.
Publicado: (2025)