Copertina

An integrated design of energy and indoor environmental quality monitoring system for effective building performance management

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Zakka, Vincent Gbouna, Lee, Minhyun
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

MatrixFlow: System-Accelerator co-design for high-performance transformer applications
di: Liu, Qunyou, et al.
Pubblicazione: (2025)

Hardware and software build flow with SoCMake
di: Pejašinović, Risto, et al.
Pubblicazione: (2025)

Evaluating the effects of reducing voltage margins for energy-efficient operation of MPSoCs
di: Nascimento, Diego V. Cirilo do, et al.
Pubblicazione: (2022)

HomeLabGym: A real-world testbed for home energy management systems
di: Van Puyvelde, Toon, et al.
Pubblicazione: (2024)

A high-level synthesis approach for precisely-timed, energy-efficient embedded systems
di: Liao, Yuchao, et al.
Pubblicazione: (2024)

Acore-CIM: build accurate and reliable mixed-signal CIM cores with RISC-V controlled self-calibration
di: Numan, Omar, et al.
Pubblicazione: (2025)

DRACO: Co-design for DSP-Efficient Rigid Body Dynamics Accelerator
di: Liu, Xingyu, et al.
Pubblicazione: (2025)

Analyzing the capabilities of HLS and RTL tools in the design of an FPGA Montgomery Multiplier
di: Ifrim, Rares, et al.
Pubblicazione: (2025)

SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
di: Wang, Peipei, et al.
Pubblicazione: (2025)

A RISC-V SOC for Terahertz IoT Devices: Implementation and design challenges
di: Zhong, Xinchao, et al.
Pubblicazione: (2024)

Hardware-Software Co-design for 3D-DRAM-based LLM Serving Accelerator
di: Li, Cong, et al.
Pubblicazione: (2026)

Inclusive-PIM: Hardware-Software Co-design for Broad Acceleration on Commercial PIM Architectures
di: Alsop, Johnathan, et al.
Pubblicazione: (2023)

Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity
di: Duan, Cenlin, et al.
Pubblicazione: (2025)

EA4RCA:Efficient AIE accelerator design framework for Regular Communication-Avoiding Algorithm
di: Zhang, W. B., et al.
Pubblicazione: (2024)

How to keep pushing ML accelerator performance? Know your rooflines!
di: Verhelst, Marian, et al.
Pubblicazione: (2025)

System-performance and cost modeling of Large Language Model training and inference
di: Guo, Wenzhe, et al.
Pubblicazione: (2025)

SkyByte: Architecting an Efficient Memory-Semantic CXL-based SSD with OS and Hardware Co-design
di: Zhang, Haoyang, et al.
Pubblicazione: (2025)

HSCO-Bench: An Agent-Driven End-to-End Hardware-Software Co-design Benchmark for Systems-on-Chip
di: Tsai, Pei-Huan, et al.
Pubblicazione: (2026)

Algorithm-hardware co-design for Energy-Efficient A/D conversion in ReRAM-based accelerators
di: Zhang, Chenguang, et al.
Pubblicazione: (2024)

NetGAP: A Graph-Grammar approach for concept design of networked platforms with extra-functional requirements
di: de Moraes, Rodrigo Saar, et al.
Pubblicazione: (2023)

Full System Architecture Modeling for Wearable Egocentric Contextual AI
di: Lee, Vincent T., et al.
Pubblicazione: (2025)

A methodology to automatically optimize dynamic memory managers applying grammatical evolution
di: Risco-Martín, José L., et al.
Pubblicazione: (2024)

Technology solutions targeting the performance of gen-AI inference in resource constrained platforms
di: Kundu, Joyjit, et al.
Pubblicazione: (2026)

Human-AI Interaction: Evaluating LLM Reasoning on Digital Logic Circuit included Graph Problems, in terms of creativity in design and analysis
di: Thota, Yogeswar Reddy, et al.
Pubblicazione: (2026)

Combined power management and congestion control in High-Speed Ethernet-based Networks for Supercomputers and Data Centers
di: de la Rosa, Miguel Sánchez, et al.
Pubblicazione: (2025)

Topkima-Former: Low-energy, Low-Latency Inference for Transformers using top-k In-memory ADC
di: Dong, Shuai, et al.
Pubblicazione: (2024)

A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
di: Raman, Siddhartha Raman Sundara, et al.
Pubblicazione: (2026)

Mamba-X: An End-to-End Vision Mamba Accelerator for Edge Computing Devices
di: Yoon, Dongho, et al.
Pubblicazione: (2025)

CMAX-CAMEL: A Coarse-to-Fine Adaptive, Memory-Efficient, and Low-Power Edge Processor for Contrast Maximization
di: Min, Kyeongpil, et al.
Pubblicazione: (2026)

IBEX: Internal Bandwidth-Efficient Compression Architecture for Scalable CXL Memory Expansion
di: Ko, Younghoon, et al.
Pubblicazione: (2026)

Monad: Towards Cost-effective Specialization for Chiplet-based Spatial Accelerators
di: Hao, Xiaochen, et al.
Pubblicazione: (2023)

Axon: A novel systolic array architecture for improved run time and energy efficient GeMM and Conv operation with on-chip im2col
di: Nayan, Md Mizanur Rahaman, et al.
Pubblicazione: (2025)

Virtual memory for real-time systems using hPMP
di: Walluszik, Konrad, et al.
Pubblicazione: (2025)

Scalable data concentrator with baseline interconnection network for triggerless data acquisition systems
di: Zabołotny, Wojciech M.
Pubblicazione: (2023)

FIGLUT: An Energy-Efficient Accelerator Design for FP-INT GEMM Using Look-Up Tables
di: Park, Gunho, et al.
Pubblicazione: (2025)

Dissecting and Re-architecting 3D NAND Flash PIM Arrays for Efficient Single-Batch Token Generation in LLMs
di: Jang, Yongjoo, et al.
Pubblicazione: (2025)

EnergAIzer: Fast and Accurate GPU Power Estimation Framework for AI Workloads
di: Lee, Kyungmi, et al.
Pubblicazione: (2026)

HARP: Hadamard-Domain Write-and-Verify for Noise-Robust RRAM Programming
di: Choi, Ilhuan, et al.
Pubblicazione: (2026)

CATCH: a Cost Analysis Tool for Co-optimization of chiplet-based Heterogeneous systems
di: Graening, Alexander, et al.
Pubblicazione: (2025)

The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
di: Ilmberger, Joscha, et al.
Pubblicazione: (2025)