NeuraLUT-Assemble: Hardware-aware Assembling of Sub-Neural Networks for Efficient LUT Inference

Documenti analoghi

• NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
  di: Andronic, Marta, et al.
  Pubblicazione: (2024)
• PolyLUT: Learning Piecewise Polynomials for Ultra-Low Latency FPGA LUT-based Inference
  di: Andronic, Marta, et al.
  Pubblicazione: (2023)
• PolyLUT: Ultra-low Latency Polynomial Inference with Hardware-Aware Structured Pruning
  di: Andronic, Marta, et al.
  Pubblicazione: (2025)
• ReducedLUT: Table Decomposition with "Don't Care" Conditions
  di: Cassidy, Oliver, et al.
  Pubblicazione: (2024)
• LUT-KAN: Segment-wise LUT Quantization for Fast KAN Inference
  di: Kuznetsov, Oleksandr
  Pubblicazione: (2026)