Imagen de Portada

MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors

Fuente: arXiv

Guardado en:

Detalles Bibliográficos
Autores principales:	Jiang, Zhe, Liao, Minli, Ainsworth, Sam, You, Dean, Jones, Timothy
Formato:	Preprint
Publicado:	2025
Materias:	Hardware Architecture
Acceso en línea:	Acceder al recurso
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!

Ejemplares similares

FireGuard: A Generalized Microarchitecture for Fine-Grained Security Analysis on OoO Superscalar Cores
por: Jiang, Zhe, et al.
Publicado: (2025)

Web-Based Simulator of Superscalar RISC-V Processors
por: Jaros, Jiri, et al.
Publicado: (2024)

Functional ISS-Driven Verification of Superscalar RISC-V Processors
por: Galimberti, Andrea, et al.
Publicado: (2024)

QiMeng-CPU-v2: Automated Superscalar Processor Design by Learning Data Dependencies
por: Cheng, Shuyao, et al.
Publicado: (2025)

Strix: Re-thinking NPU Reliability from a System Perspective
por: Guan, Jiapeng, et al.
Publicado: (2026)

Triangel: A High-Performance, Accurate, Timely On-Chip Temporal Prefetcher
por: Ainsworth, Sam, et al.
Publicado: (2024)

MESC: Re-thinking Algorithmic Priority and/or Criticality Inversions for Heterogeneous MCSs
por: Guan, Jiapeng, et al.
Publicado: (2024)

CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
por: Tedeschi, Riccardo, et al.
Publicado: (2025)

Using a Performance Model to Implement a Superscalar CVA6
por: Allart, Côme, et al.
Publicado: (2024)

MERE: Hardware-Software Co-Design for Masking Cache Miss Latency in Embedded Processors
por: You, Dean, et al.
Publicado: (2025)

ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
por: Sun, Jialin, et al.
Publicado: (2025)

Efficient Read-Port-Count Reduction Schemes for the Centralized Physical Register File in a Superscalar Microprocessor
por: Los, Denis
Publicado: (2025)

Diba: A Re-configurable Stream Processor
por: Najafi, Mohammadreza, et al.
Publicado: (2023)

Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
por: Fu, Zexin, et al.
Publicado: (2025)

MEIC: Re-thinking RTL Debug Automation using LLMs
por: Xu, Ke, et al.
Publicado: (2024)

Hemlet: A Heterogeneous Compute-in-Memory Chiplet Architecture for Vision Transformers with Group-Level Parallelism
por: Wang, Cong, et al.
Publicado: (2025)

UpANNS: Enhancing Billion-Scale ANNS Efficiency with Real-World PIM Architecture
por: Chen, Sitian, et al.
Publicado: (2024)

Large Processor Chip Model
por: Chang, Kaiyan, et al.
Publicado: (2025)

SentryCore: A RISC-V Co-Processor System for Safe, Real-Time Control Applications
por: Rogenmoser, Michael, et al.
Publicado: (2024)

Work-in-Progress: Real-Time Neural Network Inference on a Custom RISC-V Multicore Vector Processor
por: Kirschner, Maximilian, et al.
Publicado: (2024)

An Architectural Error Metric for CNN-Oriented Approximate Multipliers
por: Liu, Ao, et al.
Publicado: (2024)

SAMIPS: A Synthesised Asynchronous Processor
por: Zhang, Qianyi, et al.
Publicado: (2024)

Banked Memories for Soft SIMT Processors
por: Langhammer, Martin, et al.
Publicado: (2025)

To Overlay or to Customize? Revisiting Architectural Choices in Heterogeneous Systems
por: Chen, Xingzhen, et al.
Publicado: (2026)

PHAROS: Pipelined Heterogeneous Accelerators for Real-time Safety-critical Systems With Deadline Compliance
por: Ji, Shixin, et al.
Publicado: (2026)

ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation
por: Ottaviano, Alessandro, et al.
Publicado: (2023)

A 950 MHz SIMT Soft Processor
por: Langhammer, Martin, et al.
Publicado: (2025)

Hypervisor Extension for a RISC-V Processor
por: Gauchola, Jaume, et al.
Publicado: (2024)

DaPPA: A Data-Parallel Programming Framework for Processing-in-Memory Architectures
por: Oliveira, Geraldo F., et al.
Publicado: (2023)

FREESS: An Educational Simulator of a RISC-V-Inspired Superscalar Processor Based on Tomasulo's Algorithm
por: Giorgi, Roberto
Publicado: (2025)

Towards Generalized On-Chip Communication for Programmable Accelerators in Heterogeneous Architectures
por: Zuckerman, Joseph, et al.
Publicado: (2024)

Implementation of Compute Intensive Algorithms on Software Configurable Processor
por: Ganesha, et al.
Publicado: (2025)

Duet: Creating Harmony between Processors and Embedded FPGAs
por: Li, Ang, et al.
Publicado: (2023)

Neuromorphic Processor Employing FPGA Technology with Universal Interconnections
por: Harlikar, Pracheta, et al.
Publicado: (2025)

Image processing Application Development on Software Configurable Processor Array
por: Prabhu, Ganesh, et al.
Publicado: (2025)

Loop Control Management in Tightly Coupled Processor Arrays (TCPAs)
por: Walter, Dominik, et al.
Publicado: (2026)

Floating Point HUB Adder for RISC-V Sargantana Processor
por: Bandera, Gerardo, et al.
Publicado: (2024)

FlexMem: High-Parallel Near-Memory Architecture for Flexible Dataflow in Fully Homomorphic Encryption
por: Shi, Shangyi, et al.
Publicado: (2025)

Re-thinking Memory-Bound Limitations in CGRAs
por: Liu, Xiangfeng, et al.
Publicado: (2025)

LEAP: LLM Inference on Scalable PIM-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelism
por: Wang, Yimin, et al.
Publicado: (2025)