Cover Image

A flexible framework for early power and timing comparison of time-multiplexed CGRA kernel executions

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Aspros, Maxime Henri, Sapriza, Juan, Ansaloni, Giovanni, Atienza, David
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture C.3; B.7.1; I.6.5
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

InterPUF: Distributed Authentication via Physically Unclonable Functions and Multi-party Computation for Reconfigurable Interposers
by: Tashdid, Ishraq, et al.
Published: (2026)

Exploiting pre-optimized kernels with polyhedral transformations for CGRA compilation
by: Wang, Yuxuan, et al.
Published: (2026)

Biological Intuition on Digital Hardware: An RTL Implementation of Poisson-Encoded SNNs for Static Image Classification
by: Das, Debabrata, et al.
Published: (2026)

TOM: A Ternary Read-only Memory Accelerator for LLM-powered Edge Intelligence
by: Guan, Hongyi, et al.
Published: (2026)

Nonvolatile Charge-Domain Attention with HZO Ferroelectric Capacitors: A Simulation-Based Device-to-System Evaluation
by: Abouagour, Faris
Published: (2026)

Systolic Arrays and Structured Pruning Co-design for Efficient Transformers in Edge Systems
by: Palacios, Pedro, et al.
Published: (2024)

RouteScan: A Non-Intrusive Approach to Auditing MoE LLMs Safety via Expert Routing Telemetry
by: Lv, Bo, et al.
Published: (2026)

GainSight: A Unified Framework for Data Lifetime Profiling and Heterogeneous Memory Composition
by: Li, Peijing, et al.
Published: (2025)

NeuroPDE: A Neuromorphic PDE Solver Based on Spintronic and Ferroelectric Devices
by: Fu, Siqing, et al.
Published: (2025)

CGRA4ML: A Hardware/Software Framework to Implement Neural Networks for Scientific Edge Computing
by: Abarajithan, G, et al.
Published: (2024)

Minimal Neuron Circuits -- Part I: Resonators
by: Nabil, Amr, et al.
Published: (2025)

Minimal Neuron Circuits: Bursters
by: Nabil, Amr, et al.
Published: (2025)

RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
by: Yildirim, Muhammed, et al.
Published: (2025)

Performance evaluation of acceleration of convolutional layers on OpenEdgeCGRA
by: Carpentieri, Nicolò, et al.
Published: (2024)

ECOLogic: Enabling Circular, Obfuscated, and Adaptive Logic via eFPGA-Augmented SoCs
by: Tashdid, Ishraq, et al.
Published: (2025)

Pandora's Box in Your SSD: The Untold Dangers of NVMe
by: Wertenbroek, Rick, et al.
Published: (2024)

Dataflow & Tiling Strategies in Edge-AI FPGA Accelerators: A Comprehensive Literature Review
by: Li, Richie
Published: (2025)

DSPE: An Energy-Efficient Edge Processor for DeepSeek Inference with MerkleTree-based Incremental Pruning, Multi-Stage Boothing Lookup and Dynamic Adaptive Posit Processing
by: Zhang, Yuhan, et al.
Published: (2026)

basic_RV32s: An Open-Source Microarchitectural Roadmap for RISC-V RV32I
by: Kang, Hyun Woo, et al.
Published: (2025)

RISCBench: Benchmarking RISC-V Orchestration Efficiency in FPGA and FPGA-Like Computing Engines
by: Ojika, Dave, et al.
Published: (2025)

SoK: Where's the "up"?! A Comprehensive (bottom-up) Study on the Security of Arm Cortex-M Systems
by: Tan, Xi, et al.
Published: (2024)

Wattchmen: Watching the Wattchers -- High Fidelity, Flexible GPU Energy Modeling
by: Tran, Brandon, et al.
Published: (2026)

CPU Simulation with Ranked Set Sampling and Repeated Subsampling
by: Ekman, Magnus
Published: (2026)

CPU Simulation Using Two-Phase Stratified Sampling
by: Ekman, Magnus
Published: (2026)

Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation
by: Chen, Mu-Chi, et al.
Published: (2026)

NotSoTiny: A Large, Living Benchmark for RTL Code Generation
by: Ghorab, Razine Moundir, et al.
Published: (2025)

TuRTLe: A Unified Evaluation of LLMs for RTL Generation
by: Garcia-Gasulla, Dario, et al.
Published: (2025)

Deep Learning-Based Early-Stage IR-Drop Estimation via CNN Surrogate Modeling
by: Bhadana, Ritesh
Published: (2026)

SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
by: Tirelli, Cristian, et al.
Published: (2024)

STRELA: STReaming ELAstic CGRA Accelerator for Embedded Systems
by: Vazquez, Daniel, et al.
Published: (2024)

Automated Hardware Trojan Insertion in Industrial-Scale Designs
by: Popryho, Yaroslav, et al.
Published: (2025)

RV-IM100: Quantifying ISA Extension, Datapath Width, and Pipeline Depth Trade-offs in RISC-V Microarchitectures
by: Kang, Hyunwoo
Published: (2026)

CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
by: Goswami, Kaustav, et al.
Published: (2026)

parti-gem5: gem5's Timing Mode Parallelised
by: Cubero-Cascante, José, et al.
Published: (2023)

Photonic AI: A Hybrid Diffractive Holographic Neural System for Passive Optical Real-Time Image Classification
by: Hiremath, Prakul Sunil
Published: (2026)

A 65 nm Bayesian Neural Network Accelerator with 360 fJ/Sample In-Word GRNG for AI Uncertainty Estimation
by: Enciso, Zephan M., et al.
Published: (2025)

Chameleon: A MatMul-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data
by: Blanken, Douwe den, et al.
Published: (2025)

SiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code Generation
by: Chen, Mu-Chi, et al.
Published: (2026)

X-HEEP: An Open-Source, Configurable and Extendible RISC-V Platform for TinyAI Applications
by: Machetti, Simone, et al.
Published: (2025)

Evaluation of CGRA Toolchains
by: Walter, Dominik, et al.
Published: (2025)