Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design

Documenti analoghi

• Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification
  di: Pinckney, Nathaniel, et al.
  Pubblicazione: (2025)
• GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation
  di: Kochar, Dimple Vijay, et al.
  Pubblicazione: (2026)
• ChipAlign: Instruction Alignment in Large Language Models for Chip Design via Geodesic Interpolation
  di: Deng, Chenhui, et al.
  Pubblicazione: (2024)
• Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation
  di: Pinckney, Nathaniel, et al.
  Pubblicazione: (2024)
• ACE-RTL: When Agentic Context Evolution Meets RTL-Specialized LLMs
  di: Deng, Chenhui, et al.
  Pubblicazione: (2026)