Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Laghi, Umberto, Manoni, Simone, Parisi, Emanuele, Bartolini, Andrea
Format: Preprint
Publié: 2025
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866915224578162688
author Laghi, Umberto
Manoni, Simone
Parisi, Emanuele
Bartolini, Andrea
author_facet Laghi, Umberto
Manoni, Simone
Parisi, Emanuele
Bartolini, Andrea
contents In this work, we present the design and evaluation of a Processor Tracing System compliant with the RISC-V Efficient Trace specification for Instruction Branch Tracing. We integrate our system into the host domain of a state-of-the-art edge architecture based on CVA6. The proposed Tracing System introduces a total overhead of 9.2% in terms of resource utilization on a Xilinx VCU118 FPGA on the CVA6 subsystem while achieving an average compression rate of 95.1% on platform-specific tests, compared to tracing each full opcode instruction.
format Preprint
id arxiv_https___arxiv_org_abs_2504_01972
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
Laghi, Umberto
Manoni, Simone
Parisi, Emanuele
Bartolini, Andrea
Hardware Architecture
In this work, we present the design and evaluation of a Processor Tracing System compliant with the RISC-V Efficient Trace specification for Instruction Branch Tracing. We integrate our system into the host domain of a state-of-the-art edge architecture based on CVA6. The proposed Tracing System introduces a total overhead of 9.2% in terms of resource utilization on a Xilinx VCU118 FPGA on the CVA6 subsystem while achieving an average compression rate of 95.1% on platform-specific tests, compared to tracing each full opcode instruction.
title Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
topic Hardware Architecture
url https://arxiv.org/abs/2504.01972