Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips
Fuente:
arXiv
Salvato in:
| Autori principali: | , , , |
|---|---|
| Natura: | Preprint |
| Pubblicazione: |
2025
|
| Soggetti: | |
| Accesso online: | |
| Tags: |
Aggiungi Tag
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
| _version_ | 1866912310334849024 |
|---|---|
| author | Koenig, Cyril Zelioli, Enrico Gürkaynak, Frank K. Benini, Luca |
| author_facet | Koenig, Cyril Zelioli, Enrico Gürkaynak, Frank K. Benini, Luca |
| contents | RISC-V allows for building general-purpose computing platforms with programmable accelerators around a single open-source ISA. However, leveraging heterogeneous SoCs within high-level applications is a tedious task. In this preliminary work, we modify the OpenBLAS library to offload selected linear kernels to a programmable manycore accelerator (PMCA) using OpenMP. By linking the Python package Numpy against this library, we enable acceleration of high-level applications. We target an open-source heterogeneous System-on-Chip with a rv64g Linux capable host and a rv32imafd PMCA. Using this platform emulated on FPGA, and the presented software stack, we can accelerate Phyton applications with linear algebra operators like matrix multiplication. |
| format | Preprint |
| id |
arxiv_https___arxiv_org_abs_2504_03677 |
| institution | arXiv |
| publishDate | 2025 |
| record_format | arxiv |
| spellingShingle | Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips Koenig, Cyril Zelioli, Enrico Gürkaynak, Frank K. Benini, Luca Hardware Architecture RISC-V allows for building general-purpose computing platforms with programmable accelerators around a single open-source ISA. However, leveraging heterogeneous SoCs within high-level applications is a tedious task. In this preliminary work, we modify the OpenBLAS library to offload selected linear kernels to a programmable manycore accelerator (PMCA) using OpenMP. By linking the Python package Numpy against this library, we enable acceleration of high-level applications. We target an open-source heterogeneous System-on-Chip with a rv64g Linux capable host and a rv32imafd PMCA. Using this platform emulated on FPGA, and the presented software stack, we can accelerate Phyton applications with linear algebra operators like matrix multiplication. |
| title | Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips |
| topic | Hardware Architecture |
| url | https://arxiv.org/abs/2504.03677 |