:: Library Catalog

Image de couverture de livre

Enregistré dans:

Détails bibliographiques
Auteurs principaux:	Wei, Yangbo, Huang, Zhen, Li, Huang, Xing, Wei W., Lin, Ting-Jung, He, Lei
Format:	Preprint
Publié:	2025
Sujets:	Hardware Architecture Multiagent Systems
Accès en ligne:	https://arxiv.org/abs/2504.03723
Tags:	Ajouter un tag Pas de tags, Soyez le premier à ajouter un tag!

Documents similaires

AnalogTester: A Large Language Model-Based Framework for Automatic Testbench Generation in Analog Circuit Design
par: Chen, Weiyu, et autres
Publié: (2025)

VLM-CAD: VLM-Optimized Collaborative Agent Design Workflow for Analog Circuit Sizing
par: Pan, Guanyuan, et autres
Publié: (2026)

MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization
par: Wang, Yiting, et autres
Publié: (2025)

CPU-Based Layout Design for Picker-to-Parts Pallet Warehouses
par: Looms, Timo, et autres
Publié: (2025)

OneDSE: A Unified Microprocessor Metric Prediction and Design Space Exploration Framework
par: Raj, Ritik, et autres
Publié: (2025)

ChatModel: Automating Reference Model Design and Verification with LLMs
par: Ye, Jianmin, et autres
Publié: (2025)

ChatNeuroSim: An LLM Agent Framework for Automated Compute-in-Memory Accelerator Deployment and Optimization
par: Lee, Ming-Yen, et autres
Publié: (2026)

KernelEvolve: Scaling Agentic Kernel Coding for Heterogeneous AI Accelerators at Meta
par: Liao, Gang, et autres
Publié: (2025)

BonnBot-I: A Precise Weed Management and Crop Monitoring Platform
par: Ahmadi, Alireza, et autres
Publié: (2023)

MAHL: Multi-Agent LLM-Guided Hierarchical Chiplet Design with Adaptive Debugging
par: Tang, Jinwei, et autres
Publié: (2025)

Multi-Agent Memory from a Computer Architecture Perspective: Visions and Challenges Ahead
par: Yu, Zhongming, et autres
Publié: (2026)

Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing
par: Liu, Pengju, et autres
Publié: (2026)

ChipMATE: Multi-Agent Training via Reinforcement Learning for Enhanced RTL Generation
par: Yu, Zhongkai, et autres
Publié: (2026)

CUCo: An Agentic Framework for Compute and Communication Co-design
par: Hu, Bodun, et autres
Publié: (2026)

CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems
par: Krupp, Lukas, et autres
Publié: (2025)

UCAgent: An End-to-End Agent for Block-Level Functional Verification
par: Wang, Junyue, et autres
Publié: (2026)

A SysML-based language for evaluating the integrity of simulation and physical embodiments of Cyber-Physical systems
par: Dudek, Wojciech, et autres
Publié: (2023)

AIvril: AI-Driven RTL Generation With Verification In-The-Loop
par: Islam, Mubashir ul, et autres
Publié: (2024)

ReLMXEL: Adaptive RL-Based Memory Controller with Explainable Energy and Latency Optimization
par: Sai, Panuganti Chirag, et autres
Publié: (2026)

Exploring the Agentic Frontier of Verilog Code Generation
par: Yubeaton, Patrick, et autres
Publié: (2026)

Transforming the Hybrid Cloud for Emerging AI Workloads
par: Chen, Deming, et autres
Publié: (2024)

VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation
par: Tan, Yan, et autres
Publié: (2026)

ASIC-Agent: An Autonomous Multi-Agent System for ASIC Design with Benchmark Evaluation
par: Allam, Ahmed, et autres
Publié: (2025)

Warp-Cortex: An Asynchronous, Memory-Efficient Architecture for Million-Agent Cognitive Scaling on Consumer Hardware
par: Williams, Jorge L. Ruiz
Publié: (2026)

RealBench: Benchmarking Verilog Generation Models with Real-World IP Designs
par: Jin, Pengwei, et autres
Publié: (2025)

QiMeng-SALV: Signal-Aware Learning for Verilog Code Generation
par: Zhang, Yang, et autres
Publié: (2025)

EvoVerilog: Large Langugage Model Assisted Evolution of Verilog Code
par: Guo, Ping, et autres
Publié: (2025)

Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead
par: Yang, Guang, et autres
Publié: (2025)

Self-Attention to Operator Learning-based 3D-IC Thermal Simulation
par: Huang, Zhen, et autres
Publié: (2025)

VerilogMonkey: Exploring Parallel Scaling for Automated Verilog Code Generation with LLMs
par: Niu, Juxin, et autres
Publié: (2025)

Cell Library Characterization for Composite Current Source Models Based on Gaussian Process Regression and Active Learning
par: Bai, Tao, et autres
Publié: (2025)

Reflection-Driven Self-Optimization 6G Agentic AI RAN via Simulation-in-the-Loop Workflows
par: Hu, Yunhao, et autres
Publié: (2025)

MG-Verilog: Multi-grained Dataset Towards Enhanced LLM-assisted Verilog Generation
par: Zhang, Yongan, et autres
Publié: (2024)

LintLLM: An Open-Source Verilog Linting Framework Based on Large Language Models
par: Fang, Zhigang, et autres
Publié: (2025)

SetupKit: Efficient Multi-Corner Setup/Hold Time Characterization Using Bias-Enhanced Interpolation and Active Learning
par: Zhou, Junzhuo, et autres
Publié: (2025)

VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs
par: Islam, Sazzadul, et autres
Publié: (2026)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
par: Roy, Prithwish Basu, et autres
Publié: (2025)

HaVen: Hallucination-Mitigated LLM for Verilog Code Generation Aligned with HDL Engineers
par: Yang, Yiyao, et autres
Publié: (2025)

VRank: Enhancing Verilog Code Generation from Large Language Models via Self-Consistency
par: Zhao, Zhuorui, et autres
Publié: (2025)

AutoVCoder: A Systematic Framework for Automated Verilog Code Generation using LLMs
par: Gao, Mingzhe, et autres
Publié: (2024)