Saved in:
| Main Authors: | Walluszik, Konrad, Auge, Daniel, Wirrer, Gerhard, Rauchfuss, Holm, Roecker, Thomas |
|---|---|
| Format: | Preprint |
| Published: |
2025
|
| Subjects: | |
| Online Access: | https://arxiv.org/abs/2504.04498 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
RISC-V V Vector Extension (RVV) with reduced number of vector registers
by: Jacobs, Eino, et al.
Published: (2024)
by: Jacobs, Eino, et al.
Published: (2024)
Area Comparison of CHERIoT and PMP in Ibex
by: Riedel, Samuel, et al.
Published: (2025)
by: Riedel, Samuel, et al.
Published: (2025)
Code size reduction by advanced near addressing modes
by: Nuernberger, Kajetan, et al.
Published: (2026)
by: Nuernberger, Kajetan, et al.
Published: (2026)
RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
by: Pinto, Sandro, et al.
Published: (2024)
by: Pinto, Sandro, et al.
Published: (2024)
The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview
by: Khan, Asif Ali, et al.
Published: (2024)
by: Khan, Asif Ali, et al.
Published: (2024)
System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
by: Cunha, Luis, et al.
Published: (2026)
by: Cunha, Luis, et al.
Published: (2026)
A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)
Topkima-Former: Low-energy, Low-Latency Inference for Transformers using top-k In-memory ADC
by: Dong, Shuai, et al.
Published: (2024)
by: Dong, Shuai, et al.
Published: (2024)
Emerging memory technologies at room/cryogenic temperature
by: Raman, Siddhartha Raman Sundara
Published: (2026)
by: Raman, Siddhartha Raman Sundara
Published: (2026)
PIMSYN: Synthesizing Processing-in-memory CNN Accelerators
by: Li, Wanqian, et al.
Published: (2024)
by: Li, Wanqian, et al.
Published: (2024)
A comprehensive study on ILP acceleration accounting for sparsity, area, energy, data movement using near-memory architecture
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)
CADC: Crossbar-Aware Dendritic Convolution for Efficient In-memory Computing
by: Dong, Shuai, et al.
Published: (2025)
by: Dong, Shuai, et al.
Published: (2025)
Addressing memory bandwidth scalability in vector processors for streaming applications
by: Altayo, Jordi, et al.
Published: (2025)
by: Altayo, Jordi, et al.
Published: (2025)
Processing-in-memory for genomics workloads
by: Simon, William Andrew, et al.
Published: (2025)
by: Simon, William Andrew, et al.
Published: (2025)
ARCANE: Adaptive RISC-V Cache Architecture for Near-memory Extensions
by: Petrolo, Vincenzo, et al.
Published: (2025)
by: Petrolo, Vincenzo, et al.
Published: (2025)
NeuroVM: Dynamic Neuromorphic Hardware Virtualization
by: Isik, Murat, et al.
Published: (2024)
by: Isik, Murat, et al.
Published: (2024)
A methodology to automatically optimize dynamic memory managers applying grammatical evolution
by: Risco-Martín, José L., et al.
Published: (2024)
by: Risco-Martín, José L., et al.
Published: (2024)
Synapse: Virtualizing Match Tables in Programmable Hardware
by: Lahmer, Seyyidahmed, et al.
Published: (2025)
by: Lahmer, Seyyidahmed, et al.
Published: (2025)
PICNIC: Silicon Photonic Interconnected Chiplets with Computational Network and In-memory Computing for LLM Inference Acceleration
by: Chong, Yue Jiet, et al.
Published: (2025)
by: Chong, Yue Jiet, et al.
Published: (2025)
NL-DPE: An Analog In-memory Non-Linear Dot Product Engine for Efficient CNN and LLM Inference
by: Zhao, Lei, et al.
Published: (2025)
by: Zhao, Lei, et al.
Published: (2025)
Static Hardware Partitioning on RISC-V -- Shortcomings, Limitations, and Prospects
by: Ramsauer, Ralf, et al.
Published: (2022)
by: Ramsauer, Ralf, et al.
Published: (2022)
A high-level synthesis approach for precisely-timed, energy-efficient embedded systems
by: Liao, Yuchao, et al.
Published: (2024)
by: Liao, Yuchao, et al.
Published: (2024)
AraOS: Analyzing the Impact of Virtual Memory Management on Vector Unit Performance
by: Perotti, Matteo, et al.
Published: (2025)
by: Perotti, Matteo, et al.
Published: (2025)
The BrainScaleS-2 multi-chip system: Interconnecting continuous-time neuromorphic compute substrates
by: Ilmberger, Joscha, et al.
Published: (2025)
by: Ilmberger, Joscha, et al.
Published: (2025)
A complete discussion on fully reconfigurable, digital, scalable, graph and sparsity-aware near-memory accelerator for graph neural networks
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)
by: Raman, Siddhartha Raman Sundara, et al.
Published: (2026)
Evaluating IOMMU-Based Shared Virtual Addressing for RISC-V Embedded Heterogeneous SoCs
by: Koenig, Cyril, et al.
Published: (2025)
by: Koenig, Cyril, et al.
Published: (2025)
vCLIC: Towards Fast Interrupt Handling in Virtualized RISC-V Mixed-criticality Systems
by: Zelioli, Enrico, et al.
Published: (2024)
by: Zelioli, Enrico, et al.
Published: (2024)
Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems
by: Choong, Benjamin Chen Ming, et al.
Published: (2025)
by: Choong, Benjamin Chen Ming, et al.
Published: (2025)
16 Years of SPEC Power: An Analysis of x86 Energy Efficiency Trends
by: Tröpgen, Hannes, et al.
Published: (2024)
by: Tröpgen, Hannes, et al.
Published: (2024)
Nebula: Enable City-Scale 3D Gaussian Splatting in Virtual Reality via Collaborative Rendering and Accelerated Stereo Rasterization
by: Zhu, He, et al.
Published: (2025)
by: Zhu, He, et al.
Published: (2025)
ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package
by: Ottaviano, Alessandro, et al.
Published: (2024)
by: Ottaviano, Alessandro, et al.
Published: (2024)
Efficient and Lightweight In-memory Computing Architecture for Hardware Security
by: Ajmi, Hala, et al.
Published: (2022)
by: Ajmi, Hala, et al.
Published: (2022)
CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
by: Reinwardt, Christopher, et al.
Published: (2025)
by: Reinwardt, Christopher, et al.
Published: (2025)
Faster Inference of LLMs using FP8 on the Intel Gaudi
by: Lee, Joonhyung, et al.
Published: (2025)
by: Lee, Joonhyung, et al.
Published: (2025)
Efficient and accurate neural field reconstruction using resistive memory
by: Yu, Yifei, et al.
Published: (2024)
by: Yu, Yifei, et al.
Published: (2024)
Formal Verification of Secure Encrypted Virtualization
by: Weerasena, Hansika, et al.
Published: (2026)
by: Weerasena, Hansika, et al.
Published: (2026)
HomeLabGym: A real-world testbed for home energy management systems
by: Van Puyvelde, Toon, et al.
Published: (2024)
by: Van Puyvelde, Toon, et al.
Published: (2024)
An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing
by: Moradifirouzabadi, Ashkan, et al.
Published: (2024)
by: Moradifirouzabadi, Ashkan, et al.
Published: (2024)
IMSSA: Deploying modern state-space models on memristive in-memory compute hardware
by: Siegel, Sebastian, et al.
Published: (2024)
by: Siegel, Sebastian, et al.
Published: (2024)
Efficient transformer adaptation for analog in-memory computing via low-rank adapters
by: Li, Chen, et al.
Published: (2024)
by: Li, Chen, et al.
Published: (2024)
Similar Items
-
RISC-V V Vector Extension (RVV) with reduced number of vector registers
by: Jacobs, Eino, et al.
Published: (2024) -
Area Comparison of CHERIoT and PMP in Ibex
by: Riedel, Samuel, et al.
Published: (2025) -
Code size reduction by advanced near addressing modes
by: Nuernberger, Kajetan, et al.
Published: (2026) -
RISC-V Needs Secure 'Wheels': the MCU Initiator-Side Perspective
by: Pinto, Sandro, et al.
Published: (2024) -
The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview
by: Khan, Asif Ali, et al.
Published: (2024)