Copertina

Need for zkSpeed: Accelerating HyperPlonk for Zero-Knowledge Proofs

Fuente: arXiv

Salvato in:

Dettagli Bibliografici
Autori principali:	Daftardar, Alhad, Mo, Jianqiao, Ah-kiow, Joey, Bünz, Benedikt, Karri, Ramesh, Garg, Siddharth, Reagen, Brandon
Natura:	Preprint
Pubblicazione:	2025
Soggetti:	Hardware Architecture Cryptography and Security
Accesso online:	Acceder al recurso
Tags:	Aggiungi Tag Nessun Tag, puoi essere il primo ad aggiungerne!!

Documenti analoghi

zkPHIRE: A Programmable Accelerator for ZKPs over HIgh-degRee, Expressive Gates
di: Daftardar, Alhad, et al.
Pubblicazione: (2025)

MTU: The Multifunction Tree Unit for Accelerating Zero-Knowledge Proofs
di: Mo, Jianqiao, et al.
Pubblicazione: (2025)

SZKP: A Scalable Accelerator Architecture for Zero-Knowledge Proofs
di: Daftardar, Alhad, et al.
Pubblicazione: (2024)

C2HLSC: Can LLMs Bridge the Software-to-Hardware Design Gap?
di: Collini, Luca, et al.
Pubblicazione: (2024)

C2HLSC: Leveraging Large Language Models to Bridge the Software-to-Hardware Design Gap
di: Collini, Luca, et al.
Pubblicazione: (2024)

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Rome was Not Built in a Single Step: Hierarchical Prompting for LLM-based Chip Design
di: Nakkab, Andre, et al.
Pubblicazione: (2024)

A Spatial Array for Spectrally Agile Wireless Processing
di: Rasteh, Ali, et al.
Pubblicazione: (2025)

VeriInteresting: An Empirical Study of Model Prompt Interactions in Verilog Code Generation
di: Collini, Luca, et al.
Pubblicazione: (2026)

Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

Evaluating LLMs for Hardware Design and Test
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

Retrieval-Guided Reinforcement Learning for Boolean Circuit Minimization
di: Chowdhury, Animesh Basak, et al.
Pubblicazione: (2024)

PrefixLLM: LLM-aided Prefix Circuit Design
di: Xiao, Weihua, et al.
Pubblicazione: (2024)

Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback
di: Blocklove, Jason, et al.
Pubblicazione: (2024)

VeriLoC: Line-of-Code Level Prediction of Hardware Design Quality from Verilog Code
di: Hemadri, Raghu Vamshi, et al.
Pubblicazione: (2025)

MARVEL: Multi-Agent RTL Vulnerability Extraction using Large Language Models
di: Collini, Luca, et al.
Pubblicazione: (2025)

NTTSuite: Number Theoretic Transform Benchmarks for Accelerating Encrypted Computation
di: Ding, Juran, et al.
Pubblicazione: (2024)

Make Every Move Count: LLM-based High-Quality RTL Code Generation Using MCTS
di: DeLorenzo, Matthew, et al.
Pubblicazione: (2024)

CiFlow: Dataflow Analysis and Optimization of Key Switching for Homomorphic Encryption
di: Neda, Negar, et al.
Pubblicazione: (2023)

Gotta Hash 'Em All! Speeding Up Hash Functions for Zero-Knowledge Proof Applications
di: Sheybani, Nojan, et al.
Pubblicazione: (2025)

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges
di: Knechtel, Johann, et al.
Pubblicazione: (2026)

Exploring the Agentic Frontier of Verilog Code Generation
di: Yubeaton, Patrick, et al.
Pubblicazione: (2026)

Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form
di: Roy, Prithwish Basu, et al.
Pubblicazione: (2025)

From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design
di: Fu, Weimin, et al.
Pubblicazione: (2026)

An Investigation of Hardware Security Bug Characteristics in Open-Source Projects
di: Ah-kiow, Joey, et al.
Pubblicazione: (2024)

SENTAUR: Security EnhaNced Trojan Assessment Using LLMs Against Undesirable Revisions
di: Bhandari, Jitendra, et al.
Pubblicazione: (2024)

if-ZKP: Intel FPGA-Based Acceleration of Zero Knowledge Proofs
di: Butt, Shahzad Ahmad, et al.
Pubblicazione: (2024)

RTL-Breaker: Assessing the Security of LLMs against Backdoor Attacks on HDL Code Generation
di: Mankali, Lakshmi Likhitha, et al.
Pubblicazione: (2024)

The Impact of Logic Locking on Confidentiality: An Automated Evaluation
di: Reimann, Lennart M., et al.
Pubblicazione: (2025)

Configuration Over Selection: Hyperparameter Sensitivity Exceeds Model Differences in Open-Source LLMs for RTL Generation
di: Shao, Minghao, et al.
Pubblicazione: (2026)

Large Language Models (LLMs) for Electronic Design Automation (EDA)
di: Xu, Kangwei, et al.
Pubblicazione: (2025)

CoFHEE: A Co-processor for Fully Homomorphic Encryption Execution (Extended Version)
di: Nabeel, Mohammed, et al.
Pubblicazione: (2022)

PacQ: A SIMT Microarchitecture for Efficient Dataflow in Hyper-asymmetric GEMMs
di: Yin, Ruokai, et al.
Pubblicazione: (2025)

An Energy-Efficient Artefact Detection Accelerator on FPGAs for Hyper-Spectral Satellite Imagery
di: Castelino, Cornell, et al.
Pubblicazione: (2024)

VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog
di: Roy, Prithwish Basu, et al.
Pubblicazione: (2026)

AXON: An Automated Netlist Optimization Framework for High-Speed Adders
di: Yang, Tiantian, et al.
Pubblicazione: (2026)

VeriContaminated: Assessing LLM-Driven Verilog Coding for Data Contamination
di: Wang, Zeng, et al.
Pubblicazione: (2025)

Huff-LLM: End-to-End Lossless Compression for Efficient LLM Inference
di: Yubeaton, Patrick, et al.
Pubblicazione: (2025)

Configurable Multi-Port Memory Architecture for High-Speed Data Communication
di: Dhakad, Narendra Singh, et al.
Pubblicazione: (2024)

SpeedLLM: An FPGA Co-design of Large Language Model Inference Accelerator
di: Wang, Peipei, et al.
Pubblicazione: (2025)