Bottom-Up Generation of Verilog Designs for Testing EDA Tools

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Vieira, João Victor Amorim, Gomes, Luiza de Melo, Sumitani, Rafael, Maciel, Raissa, Mafra, Augusto, Crepalde, Mirlaine, Pereira, Fernando Magno Quintão
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Programming Languages 68N99 D.3.4; B.6.3; D.2.5
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Internet

https://arxiv.org/abs/2504.06295