Cover Image

Bottom-Up Generation of Verilog Designs for Testing EDA Tools

Fuente: arXiv

Saved in:

Bibliographic Details
Main Authors:	Vieira, João Victor Amorim, Gomes, Luiza de Melo, Sumitani, Rafael, Maciel, Raissa, Mafra, Augusto, Crepalde, Mirlaine, Pereira, Fernando Magno Quintão
Format:	Preprint
Published:	2025
Subjects:	Hardware Architecture Programming Languages 68N99 D.3.4; B.6.3; D.2.5
Online Access:	Acceder al recurso
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Vectorization of Verilog Designs and its Effects on Verification and Synthesis
by: Guimarães, Maria Fernanda Oliveira, et al.
Published: (2026)

ChiBench: a Benchmark Suite for Testing Electronic Design Automation Tools
by: Sumitani, Rafael, et al.
Published: (2024)

Optimization of 32-bit Unsigned Division by Constants on 64-bit Targets
by: Mitsunari, Shigeo, et al.
Published: (2026)

CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
by: Qu, Songyun, et al.
Published: (2024)

A Compilation Framework for Quantum Circuits with Mid-Circuit Measurement Error Awareness
by: Zhong, Ming, et al.
Published: (2025)

Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog
by: Hatta, Naoya, et al.
Published: (2024)

Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
by: Fu, Weimin, et al.
Published: (2026)

Kernel Looping: Eliminating Synchronization Boundaries for Peak Inference Performance
by: Koeplinger, David, et al.
Published: (2024)

Weight Block Sparsity: Training, Compilation, and AI Engine Accelerators
by: D'Alberto, Paolo, et al.
Published: (2024)

Idempotent Slices with Applications to Code-Size Reduction
by: de Azevedo, Rafael Alvarenga, et al.
Published: (2026)

Explore as a Storm, Exploit as a Raindrop: On the Benefit of Fine-Tuning Kernel Schedulers with Coordinate Descent
by: Canesche, Michael, et al.
Published: (2024)

Ember: A Compiler for Efficient Embedding Operations on Decoupled Access-Execute Architectures
by: Siracusa, Marco, et al.
Published: (2025)

LLM-based Behaviour Driven Development for Hardware Design
by: Drechsler, Rolf, et al.
Published: (2025)

AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators
by: Agostini, Nicolas Bohm, et al.
Published: (2023)

Polymorphic Bottom-Up Weighted Relational Programming
by: Volkov, Dmitri
Published: (2026)

Inside VOLT: Designing an Open-Source GPU Compiler
by: Jeong, Shinnung, et al.
Published: (2025)

Sharing Analysis in the Pawns Compiler
by: Naish, Lee
Published: (2024)

Complete Fusion for Stateful Streams: Equational Theory of Stateful Streams and Fusion as Normalization-by-Evaluation
by: Kiselyov, Oleg, et al.
Published: (2024)

Investigating the Energy Consumption of C++ and Java Solutions Mined from a Programming Contest Site
by: de Medeiros, Sérgio Queiroz, et al.
Published: (2024)

Meta-Monomorphizing Specializations
by: Bruzzone, Federico, et al.
Published: (2026)

Deep Recommender Models Inference: Automatic Asymmetric Data Flow Optimization
by: Ruggeri, Giuseppe, et al.
Published: (2025)

Toward a Universal GPU Instruction Set Architecture: A Cross-Vendor Analysis of Hardware-Invariant Computational Primitives in Parallel Processors
by: Abraham, Ojima, et al.
Published: (2026)

The Configuration Wall: Characterization and Elimination of Accelerator Configuration Overhead
by: Van Delm, Josse, et al.
Published: (2025)

Teaching Introductory Functional Programming Using Haskelite
by: Vasconcelos, Pedro
Published: (2025)

AI Observability for Developer Productivity Tools: Bridging Cost Awareness and Code Quality
by: Bhati, Happy, et al.
Published: (2026)

Optimizing Tensor Train Decomposition in DNNs for RISC-V Architectures Using Design Space Exploration and Compiler Optimizations
by: Anthimopoulos, Theologos, et al.
Published: (2026)

Hardware/Algorithm Co-design for Real-Time I/O Control with Improved Timing Accuracy and Robustness
by: Jiang, Zhe, et al.
Published: (2024)

MESC: Re-thinking Algorithmic Priority and/or Criticality Inversions for Heterogeneous MCSs
by: Guan, Jiapeng, et al.
Published: (2024)

AES-RV: Hardware-Efficient RISC-V Accelerator with Low-Latency AES Instruction Extension for IoT Security
by: Nguyen, Van Tinh, et al.
Published: (2025)

Float Self-Tagging
by: Melançon, Olivier, et al.
Published: (2024)

Flexible Non-intrusive Dynamic Instrumentation for WebAssembly
by: Titzer, Ben L., et al.
Published: (2024)

A Multi-level Compiler Backend for Accelerated Micro-kernels Targeting RISC-V ISA Extensions
by: Lopoukhine, Alexandre, et al.
Published: (2025)

Rebound: Efficient, Expressive, and Well-Scoped Binding
by: De Santo, Noé, et al.
Published: (2025)

A Few Fit Most: Improving Performance Portability of SGEMM on GPUs using Multi-Versioning
by: Hochgraf, Robert, et al.
Published: (2025)

Dr Wenowdis: Specializing dynamic language C extensions using type information
by: Bernstein, Maxwell, et al.
Published: (2024)

JITScope: Interactive Visualization of JIT Compiler IR Transformations
by: Dalbo, Kyra, et al.
Published: (2025)

Janus: Compiler-Based Defense Against Transient Execution Attacks Using ARM Hardware Primitives
by: Ouyang, Ciyan, et al.
Published: (2026)

Mix Testing: Specifying and Testing ABI Compatibility of C/C++ Atomics Implementations
by: Geeson, Luke, et al.
Published: (2024)

Semantic Analysis of Macro Usage for Portability
by: Pappas, Brent, et al.
Published: (2024)

LeanBin: Harnessing Lifting and Recompilation to Debloat Binaries
by: Wodiany, Igor, et al.
Published: (2024)