Characterising the failure mechanisms of error-corrected quantum logic gates

Fuente: arXiv
Enregistré dans:
Détails bibliographiques
Auteurs principaux: Harper, Robin, Lainé, Constance, Hockings, Evan, McLauchlan, Campbell, Nixon, Georgia M., Brown, Benjamin J., Bartlett, Stephen D.
Format: Preprint
Publié: 2025
Sujets:
Accès en ligne:
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
_version_ 1866915235666853888
author Harper, Robin
Lainé, Constance
Hockings, Evan
McLauchlan, Campbell
Nixon, Georgia M.
Brown, Benjamin J.
Bartlett, Stephen D.
author_facet Harper, Robin
Lainé, Constance
Hockings, Evan
McLauchlan, Campbell
Nixon, Georgia M.
Brown, Benjamin J.
Bartlett, Stephen D.
contents Mid-circuit measurements used in quantum error correction are essential in quantum computer architecture, as they read out syndrome data and drive logic gates. Here, we use a heavy-hex code prepared on a superconducting qubit array to investigate how different noise sources impact error-corrected logic. First, we identify that idling errors occurring during readout periods are highly detrimental to a quantum memory. We demonstrate significant improvements to the memory by designing and implementing a low-depth syndrome extraction circuit. Second, we perform a stability experiment to investigate the type of failures that can occur during logic gates due to readout assignment errors. We find that the error rate of the stability experiment improves with additional stabilizer readout cycles, revealing a trade-off as additional stability comes at the expense of time over which the memory can decay. We corroborate our results using holistic device benchmarking and by comparison to numerical simulations. Finally, by varying different parameters in our simulations we identify the key noise sources that impact the fidelity of fault-tolerant logic gates, with measurement noise playing a dominant role in logical gate performance.
format Preprint
id arxiv_https___arxiv_org_abs_2504_07258
institution arXiv
publishDate 2025
record_format arxiv
spellingShingle Characterising the failure mechanisms of error-corrected quantum logic gates
Harper, Robin
Lainé, Constance
Hockings, Evan
McLauchlan, Campbell
Nixon, Georgia M.
Brown, Benjamin J.
Bartlett, Stephen D.
Quantum Physics
Mid-circuit measurements used in quantum error correction are essential in quantum computer architecture, as they read out syndrome data and drive logic gates. Here, we use a heavy-hex code prepared on a superconducting qubit array to investigate how different noise sources impact error-corrected logic. First, we identify that idling errors occurring during readout periods are highly detrimental to a quantum memory. We demonstrate significant improvements to the memory by designing and implementing a low-depth syndrome extraction circuit. Second, we perform a stability experiment to investigate the type of failures that can occur during logic gates due to readout assignment errors. We find that the error rate of the stability experiment improves with additional stabilizer readout cycles, revealing a trade-off as additional stability comes at the expense of time over which the memory can decay. We corroborate our results using holistic device benchmarking and by comparison to numerical simulations. Finally, by varying different parameters in our simulations we identify the key noise sources that impact the fidelity of fault-tolerant logic gates, with measurement noise playing a dominant role in logical gate performance.
title Characterising the failure mechanisms of error-corrected quantum logic gates
topic Quantum Physics
url https://arxiv.org/abs/2504.07258